



#### **Calhoun: The NPS Institutional Archive**

#### **DSpace Repository**

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1972

## An operating system model for real-time applications

### Regmund, William Charles.

Monterey, California. Naval Postgraduate School

https://hdl.handle.net/10945/16280

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library

AN OPERATING SYSTEM MODEL FOR REAL-TIME APPLICATIONS

William Charles Regmund

Library Naval Postgraduate School Monterey, California 93940

# NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

An Operating System Model for Real-Time Applications

by

William Charles Regmund, Jr.

Thesis Advisor:

G.L. Barksdale

I.L.

December 1972

Approved for public release; distribution unlimited.



An Operating System Model for Real-Time Applications

by

William Charles Regmund, Jr. Lieutenant, United States Navy B.A., Rice University, 1965 B.S., Rice University, 1966

Submitted in partial fulfillment of the requirements for the degree of

#### MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL December 1972



#### ABSTRACT

The basic organization of an operating system is often obscured by the myriad details of a particular implementation. In any context where the conceptual behavior of such systems is of interest, it is therefore desirable to have at hand some device which is transparent to fundamental concepts but opaque to the details. The purpose of this work is to develop such a device in the form of a logical model of certain operating system functions. In order to test the utility of this model, it is translated into a computer simulation program. Since operating systems for real-time applications are of particular interest here, some features of real-time systems that are built into the computer model are discussed. Finally, some applications of the program, and thus of the logical model, are suggested.

ł

#### TABLE OF CONTENTS

I.	INTRODUCTION		5
II.	THE	LOGICAL MODEL	7
	Α.	SIMPLIFYING VIEWPOINTS	7
	В.	READY FOR PROCESSING LIST	9
	С.	I/O WAIT HEAP	11
	D.	TIMER WAIT QUEUE	11
	E.	EXTENSIONS	13
III.	REAL	L-TIME CONSIDERATIONS	15
	Α.	PROPERTIES OF THE REAL-TIME ENVIRONMENT	15
	Β.	GUN FIRE CONTROL SYSTEM DESCRIPTION	17
	С.	HYPOTHETICAL MODEL FOR THE PROGRAM	19
IV.	THE	COMPUTER MODEL	22
	Α.	OVERVIEW	22
	Β.	IMPLEMENTATION OF THE LOGICAL MODEL	22
	С.	APPLICATION OF THE PROGRAM	23
۷.	CON	CLUSIONS	27
APPENDIX	ХА	PROGRAM DESCRIPTION	28
APPENDIX	ΧВ	SAMPLE DECK SETUP	46
APPENDI	ХС	PROGRAM LISTING	47
APPENDI	ХD	INPUT PARAMETERS	63
APPENDIX	ХE	SAMPLE OUTPUT	68
APPENDI	XF	RANDOM NUMBERS	70
APPENDI	XG	STATISTICAL CALCULATIONS	73
APPENDI	ХН	DEFAULT PARAMETERS	77

BIBLIOGRAPHY	79
INITIAL DISTRIBUTION LIST	81
FORM DD 1473	82

· · ·

#### I. INTRODUCTION

The principal concern of this research is the modeling of operating systems for real-time computing environments. The particular model developed herein is designed to study those sections of an operating system devoted to resource scheduling; these sections will be referred to as schedulers. Attention is given at various point throughout the paper to the relation of multiprocessing concepts to the basic model; the goal is to develop the model in such a way that its usefulness is not restricted to systems with a single processor. The end result of this work is a computer program which implements the elements of the logical model and which can be used to study a certain class of real-time applications.

The work divides naturally into three major areas. The first is concerned with the development of a logically streamlined viewpoint of schedulers. The problem of describing a program as complex as an operating system is introduced and some desirable characteristics for a model are discussed. The next three sections of the paper define the main entities of a particular model which has rather general application to the study of multiprocessing schedulers. Extensions to the basic model are taken up next and a particular example is discussed.

The second area for consideration is the real-time domain. Some properties of real-time systems are discussed in order to focus attention on a particular class of such systems. The class of interest is characterized by multiple, complex timing constraints found typically in process control, data acquisition and command and control

applications. Details of a specific Naval system of this class, the MK 86 MOD 2 Gun Fire Control System, are discussed in Chapter III, Section B. The purpose in this discussion is to pave the way for the definition of a hypothetical real-time system (similar to the MK 86 MOD 2) which is actually modeled by the computer program. Various assumptions and characteristics of the hypothetical system are reviewed.

Finally, the first two areas are brought together and mapped onto an implementation in the form of a program. The general make-up of the program is discussed. Specific information on the implementation of logical model entities is given. The several Appendices describe details of the program design and utilization.


#### II. THE LOGICAL MODEL

#### A. SIMPLIFYING VIEWPOINTS

The description of a modern operating system is a difficult job because such a system has a large number of tasks to perform and most of them seem to be quite intricate and delicately balanced. Even a major subsystem, e.g., resource scheduling, generally follows this same pattern. Typically, for each minute sub-task that is considered, disproportionate numbers of implementation questions arise to retard the progress of the design. In this section we will attempt to reduce operating systems descriptions to a set of more manageable essentials. The goal is a set of distinct logical blocks into which these essential elements fit so that every function of interest can be simply and uniquely located in some block. It is this set of blocks that form the "logical model". Since one of the overall goals of this project involves integration of multiprocessing concepts, some clarification of the term "multiprocessing" is in order. Parallel processing is discussed in much of the current literature [6]; multiprocessing concepts are often found embedded in this context. The multiprocessing systems referred to in this report do not attempt to subdivide a given job into segments that may be run in parallel. They have only a small number of processors (typically 2 or 3) and are thus not of the same class as the highly parallel ILLIAC IV or PEPE systems [6].

A simplified way of thinking about multiprocessing systems is desirable in view of their apparent complexity. By design such a schema is likely to be slanted toward a particular aspect of the system. Although a particular logical way of looking at real-time operating systems is thus nominally designed for a particular purpose, it should





JOB FLOW IN THE LOGICAL MODEL

8

be general enough that it is possible to add to the structure in any direction and thus to illuminate its interfaces with other viewpoints. Certainly the purposed logical structure loses utility if contradictions arise when such extension is attempted. The central idea, however, is that the difficulties in contemplating complex operating systems (compounded by implementation considerations which properly belong elsewhere) warrant the search for a logical system structure which helps focus attention on relevant system features. The following paragraphs describe a particular logical viewpoint of operating systems which is convenient for discussion of the scheduling problem. The model is suggested by the discussion of multiprocessing schedulers in Lampson [8] and Alexander [2]; it consists of three major or toplevel entities: the Ready for Processing List (RFPL), the I/O Wait Heap (IOWH) and the Timer Wait Queue (TWQ). The flow of jobs through the model is shown in Fig 1. No assumptions are made on the characteristics of the processors. Some simple extensions to this basic system will be suggested.

#### B. READY FOR PROCESSING LIST

The focal point of the model is the Ready for Processing List (RFPL), the queue from which a job is assigned to a processor. The job at the top of the RFPL is assumed to be that job which logically should be the next job to get a processor. This assumption is made in order to sidestep questions of priority, preemption and other details of queue management. Of course, these subtopics are of great interest in the overall scheduling problem since they are the domain of specific implementations of various scheduling algorithms. These details can be considered separately at a lower level without unnecessarily



cluttering the system overview. The point is that this logical division of the problem is natural and convenient in the sense that it excludes consideration of implementation difficulties when attempting to deal with problems about overall system organization. On the other hand, the structure lends to considerations of implementation details a sense of perspective on the larger scale of the scheduling problem.

With this concept of the RFPL in mind, one can view the processor scheduling algorith in the following way: When a processor becomes idle, the <u>top</u> element of the RFPL is inspected. If this element is null then the processor remains in the idle state. If not, the free processor is assigned as the executor for the top job. For convenience it can be assumed that this assignment process includes applicable modifications to the RFPL. Assumed also is a mechanism which detects the addition of a job to an empty RFPL and rechecks for idle processors. Notice again the rather clean logical division of concepts that goes on here: considerations such as time-slicing and priority are relegated to a lower stratum in the hierarchy for separate treatment. Increasing the number of processors in the system similarly adds no complications to the model.

An example of an extension to the logical processor scheduler is a preemption mechanism. To add this capability, we include in the RFPL management routine a section of code which works for the scheduler. This segment compares the logical priority ( a term intended to suggest a priority level computed by an arbitrarity complex but lower-level routine) of each new job arriving at the RFPL with that of each job currently running on a CPU. Any time the arriving priority is greater

10

.

than some current priority, a job switch will occur. Because of the way the system has been defined, this switch can also be looked at rather simply as the exchange of a job on some processor with the job at the top of the RFPL. The possibility of some more complicated insertion into the RFPL need not be considered at this level.

#### C. I/O WAIT HEAP

The IOWH holds task control blocks (TCBs) while the corresponding jobs are in a blocked state awaiting completion of I/O operations. Details of queue organization are not restricted in any way at this level. The operation of the IOWH may be viewed in this way: When a task requests an I/O operation, it is blocked and moved from its processor to the IOWH. When the interrupt signaling completion of its I/O occurs, the interrupt handler notifies the IOWH list manager of this fact; the latter routine then retrieves the indicated control block and the job is ready to continue through the system. The exact timing of the above process, and the specific assignment of administrative functions to routines, is purposely vague since these implementation details are not considered at the top level.

#### D. TIMER WAIT QUEUE

The timer wait queue is used by both task processes and system routines. Its components are a queue and a timer. The enqueued blocks contain pointers to tasks and times associated with each task. The user tasks on this list can be in any one of three states (blocked, ready, running). TWQ entries are assumed to be ordered chronologically by time. The time field nearest the present (real) time is at the head of the list. When the timer interrupts the system, the top TWQ

block is removed from the TWQ. The difference between current time and the time in the next TWQ block is computed and the timer is reset. A variety of things may happen to a job that is removed from the TWQ; for example, it may be run on a preemptive basis or it may simply be made ready and placed on the RFPL. Note that it is sufficient (though possibly awkward) to consider that <u>all</u> tasks enqueued on the TWQ execute preemptively; in this case they behave like one-of-a-kind timer interrupt handlers which can cause the occurrence of any event the modeler desires. The job flow of Fig. l shows all jobs entering the RFPL via the TWQ. This could be implemented by assigning a job which desires a delay of zero a TWQ block containing the current time.

The TWQ adds the flexibility to the model necessary for the interpretation of more complex systems. For example, suppose that it is desired to initiate Job X at time T. Assume that it can be initiated as early as time T'=T-t and that there is a heavy penalty for initiating X later than T. To model this situation, a control routine places an artificial process Y on the TWQ which will be run preemptively at time T'. Execution of Y causes X to be unblocked and transferred (possibly from the IOWH) to the RFPL. A new block Y' is then formed on the TWQ which will execute periodically (by rescheduling itself on the TWQ at each execution) until some time just prior to T. The main function of Job Y' is to increase the priority of Job X so that is is maximized just before time T. Thus the probability that Job X will execute before time T can be adjusted with the maximum value to which Y' is allowed to raise the priority of X. Job Y' can thus be thought of as a "watchdog" process. Several of the system procedures described in the program of Part IV use the TWQ in this way.

12

.

#### E. EXTENSIONS

The model described above provides a useful structure in which to build a fairly wide range of schedulers. By logically factoring the system, the model provides a convenient way to assign costs of various kinds to sections of the system being modeled. For example, investigation of system overheads associated with transferring a job from the IOWH to the TWQ is assisted by the model because the source of all such overheads is pinpointed by the structure. In addition, such features as interprocess communication, protection mechanisms and deadlock prevention algorithms can be added to the model without alteration to the basic routines.

Suppose it is desirable to study interdependent processes so that capability for interprocess communication is needed. Then Hansen's scheme [7] for multiple message buffers might be implemented by adding a new entity, the Message Buffer Pool (MBP) to the model. The MBP conceptually contains some finite number of fixed-length message buffers. When process A desires to communicate with process B, MBP is called. If there is an available buffer, it is tagged with the names A and B and loaded with A's message. A true is returned to A. If no buffers are available, false is returned. The A-B buffer is transmitted to the second new entity, the Received Message Array (RMA). The RMA maintains an active entry for each job in the system. Each entry consists of a number of status bits and a pointer to the queue of messages waiting for the corresponding job. When A's message is received at the RMA, B's entry is checked. If B exists, bits in its RMA entry are altered to reflect a non-empty message queue. The buffer automatically remains alloted to A-B until B replies to its message.

When A reads the reply the transaction is considered complete and the buffer is returned to the MBP. If a process sends a message to a non-existant process the system will be responsible for generating a dummy reply for the sender. Obviously, many of Hansen's fine points have been omitted here; the point is that this extension to the basic structure can be made without interfacing difficulties.

This section has been devoted to a discussion of a logical model that seems useful for studying many basic aspects of multiprocessing systems. In Part IV, a computer simulation model of the logical structure described above is presented. Chapter IV, Section B, discusses in detail the implementation of the model entities.

#### III. REAL-TIME CONSIDERATIONS

The next task is the consideration of the real-time domain. The goals of the following paragraphs are to (1) outline some properties of real-time systems; (2) consider in more detail the characteristics of a real-time system which typifies the class of interest here; and (3) declare some of the specific characteristics and assumptions which underlie the operation of the simulator.

#### A. PROPERTIES OF THE REAL-TIME ENVIRONMENT

All real-time applications are characterized by a sensitivity to the response time of the system. Modern systems which carry the label "real-time" vary in response times from fractions of hours to milliseconds. Within these loose limits a great variety of application classes have arisen including systems for terminal support, data acquisition, command and control, remote batch, processing control, etc. There seems to be no precise concept or generally accepted definition of "real-time". Rather than propose yet another definition, let us examine some of the attributes of such systems insofar as they relate to the functions of the operating systems of interest in this paper.

A real-time system has the property that at least one process in its job stream is highly time-dependent. Usually, the job stream will contain a mixture of time-critical and non-time-critical jobs. Response times might be expected to lie between five seconds for a terminal system interacting with humans to milliseconds for a processcontrol system in a petroleum refinery. Such systems commonly deal

·15



with fairly complicated multiple interlocking timing constraints. Thus in any unit time interval the operating system scheduling algorithms must decide the execution order of several processes with possibly interdependent timing requirements.

Peripheral I/O devices not ordinarily associated with a scientificor business-oriented batch system are often found in real-time systems. This characteristic does not apply so much to time-sharing terminal systems as to process control and command-and-control operations. In general, however, a real-time system will be expected to handle I/O streams which have unorthodox rates and record lengths. Input may arrive at fixed intervals or at variable intervals; it may be supplied to the system on demand or it may interrupt the system. Output may be required to follow a certain input at a certain interval. I/O may occur for some jobs in the stream at a fixed frequency. The information may be transmitted as a single message or as a burst of messages. I/O record lengths may follow a known statistical distribution, they may be predictable from current data, or upper and lower limits may be These properties are significant to the operating system known. because they may define bounds on execution times for the various tasks. For example, the amount of data editing required will be closely related to the number of different record lengths that must be taken into a account. This editing represents a lower bound on processing time for the task procedures since the input data will not be recognized by the task procedures until they are edited. On the other hand, the rate of fixed-frequency arrivals may impose upper bounds on processor time per task if processing overlap is to be avoided.

The tasks executed by a real-time system are sometimes catagorized by the response times they require of the system. The most time-critical jobs in a representative real-time system are constrained to response times of small fractions of a second with very small tolerance. A second job class would require response in seconds to minutes and the precision of these limits might to be specified by some distribution function. Finally, a typical realtime system processes jobs with delayed response requirements measured in minutes to hours.

# B. GUN FIRE CONTROL SYSTEM DESCRIPTION

To continue the investigation of real-time system properties, consider a particular system embodying a variety of real-time mechanisms. Such a system is the MK 86 MOD 2 Gun Fire Control System (GFCS) employed on some Naval vessels. The characteristics of the MK 86 GCFS are taken from Ref. [11] which is a study done for the Naval Ordnance Systems Command. The primary purpose of the study was to define requirements for the operating system of the AN/UYK-7 computer which forms the core of the GFCS.

The study defines three process types which differ in the timing constraints they place on the system. Fixed-interval processes require a certain precise time interval between initiations. This implies that the operating system scheduler have the ability to preempt processes in order to supply fixed-interval jobs with a processor when needed. Fixed-rate processes must be initiated at a fixed frequency. Within some time interval such jobs may be initiated at any point so long as the required number of initiations have occured at the end of the interval. Any slippage in a computed initiation time for a fixed-rate



job must be accounted for in the timing of the next initiation in order to maintain overall system timing. Cyclic processes must be completed a fixed number of times per second. The time between successive initiations is not a consideration. However, once a cyclic process is initiated it must run to completion. Therefore the operating system must determine the amount of time available to execute a cyclic process; if there is insufficient time to complete the task, it must not be initiated. Finally there are the asynchronous jobs which usually require immediate handling to prevent loss of data. These jobs typically preempt any other process.

"The primary mission of a Gun Fire Control System is the tracking of air, surface, and shore targets, and the directing and firing of the ships guns at designated targets. In this capacity, the system computer program must receive target data, perform target tracking, compute a ballistic solution, and position and control the assigned guns." Ref. [11], page 3-1.

Execution of this mission requires connection of the computer to a number of peripheral devices whose diverse constraints are a strong force in the shaping of the executive routine. The following listing contains the I/O requirements for each class of device.

-Track-while-scan (TWS) radar: Data are transmitted to the computer each time a target is detected. This input is variable interval type whose interval length depends upon the number of targets, target movement etc. Data must go out to the TWS radar at a fixed time interval after each TWS input.

-Air tracking radar: Input is fixed-rate, output is fixed-rate at the same rate.

-Remote Optical Sights: Input at fixed rate, output fixed-rate. -Target Data Transmitter: Input at a fixed rate; no output.

-Consoles and displays: Fixed-rate input and output; rates vary among the different devices.

-Ship's systems: Fixed-rate input; no output.

-Ship's command and control system: Fixed-rate input and output. -Other ordnance systems: Fixed-rate input and output.

-Gun servo systems: Fixed-rate input and output.

The purpose in the above listing is to indicate the complexity of the I/O stream. Each of these devices requires a task devoted to accepting its inputs at the proper time, computing required results and perhaps outputting data on a specific schedule. There is also a ballistic solution which must be computed by a successive approximation technique until the predicted impact point converges with predicted target position. This calculation requires inputs from many of the above-listed peripherals. The ballistic solution is essentially calculated as a background job which is multiprogrammed with the I/O device handlers.

Thus the operating system that will supervise these computations is constrained by the timing requirements of three job types: fixedinterval initiation, fixed-rate execution and asynchronous execution of TWS data. Slippage in any of these areas results in intolerable error. The designers of this AN/UYK-7 executive assume that multiprocessing will not be required to support the present GFCS; however, a multiprocessor version of the executive is to be prepared in case of excessive system loading by additional processing requirements.

# C. HYPOTHETICAL MODEL FOR THE PROGRAM

The hypothetical real-time system that is simulated by the program is in many ways similar to the MK 86 GFCS. In particular, both systems

contain subsystems which belong to three important classes of realtime applications: Process control, exemplified by the gun servo system task; Command and Control; and Data Acquisition (e.g., SINS monitoring), which is characterized by time-constrained input with no output. The following discussion outlines some of the assumptions made in the design of the simulator; other assumptions will be brought out in Chapter IV.

Three job types are distinguished by the simulator. Fixed-frequency jobs are required to complete execution a certain number of times per second but they may start at any convenient time. The scheduling algorithm therefore initiates this job type immediately upon termination of its previous execution. Although the simulator has multiprocessing capability, no special effort is made to initiate more than one fixed-frequency job at a time. In the context of this paper, fixed-frequency jobs are assumed to be rather short; however, there is nothing in the simulator to prevent the user from specifying longer run times for these jobs. They are assumed by the simulator to complete their processor period, perform a single I/O operation (which may involve an arbitrary number of records) and then to terminate. Fixed-frequency jobs may not interrupt other jobs.

Fixed-interval jobs are also conceptually short jobs which execute a single I/O operation after completing all other processing and then terminate. They must initiate at certain fixed times during any unit interval. They are considered the highest-priority jobs and they normally enter the system via an interrupt. When interrupts are not masked off, fixed-interval jobs will always be given a processor on time.

Background jobs are assumed to require somewhat more time and more I/O operations than other jobs. Again, this distinction is conceptual, and the user may specify any run times he desires. Background jobs are assumed to execute for some time interval E, perform an I/O operation, and then repeat this cycle until their total CPU time requirement and total I/O demand are satisfied. The program assumes an excess of main storage so that allocation of core never delays a job; this is a realistic approximation for a system in which all tasks are permanently resident in main storage. However, the skeleton of a core allocation routine is built into the program in the event the user desires to consider core allocation in the overall timing of the system.

The simulator provides various measures with which to evaluate the performance of a particular configuration. The gages actually chosen as significant will depend upon the nature of the experiment. For example, a sample run from an experiment investigating the parameter space of the NAVORD AN/UYK-7 executive discussed above is found in Appendix E. That experiment assumes that fixed-interval jobs always start on time. This condition is forced in the simulator by enabling interrupts. The simulator attempts to initiate a fixedfrequency job as soon as the previous one terminates; initiation will be successful except when all processors are busy. In the latter event the fixed-frequency job is placed on the RFPL to wait. If the system is loaded beyond some critical point, fewer than the required number of fixed-frequency jobs will finish in a given unit interval. This slippage is taken to be an indicator of how well the configuration is handling the applied load.

## IV. THE COMPUTER MODEL

#### A. OVERVIEW

The program chosen to model the real-time systems of Chapter III is a standard discrete time-step event-driven simulator based on MacDougall's BASYS simulator [1] and coded in Stanford ALGOL-W [2]. It is configured with one to ten central processors and two I/O channels. Each simulator run requires the input of about 70 parameters most of which serve to define the job characteristics (see Appendix D). It consists of about 20 procedures, half of which perform utility functions (I/O, statistics gathering, etc.) for the program and a short mainline program which merely serves to initialize the system and set it in motion. Operational details of each procedure in the program are found in Appendix C.

## B. IMPLEMENTATION OF THE LOGICAL MODEL

Procedure RFPQ is intended to simulate the RFPL of Part II. It therefore manages its linked-list queue in such a way that the job which represents the "best" choice to get the next free processor is always at the top of the queue. In the model, the "best" choice is simply the least recent arrival at the queue which has a priority no less than any other job on the queue. There is no preemption in the sense that when a job arrives at the queue, no check is made to determine whether a lower-priority job is currently running on some CPU. Incorporation of this feature would require a more general interrupt mechanism than the one built into the program.

The IOWH of Chapter I is implemented via procedure IOWH. The queue manager is designed to search the queue for a job which requires a particular I/O type. Thus, when I/O Device 3 completes an operation, RELIO directs IOWH to determine whether any other jobs are awaiting Device 3.

The TWQ is not implemented as a single procedure. Instead the Event List serves as the TWQ timer and SCHEDULES calls the appropriate routine to service the "timer interrupt." This means that each new TWQ application to be implemented must make three changes in the code: (1) A set of instructions is added to initiate the new TWQ function. Initiation can be accomplished by placing a block on the Event List which contains the desired time of the first instance of the function. The point in the program at which this initiator segment is inserted depends on the specific function to be implemented. (2) A new procedure is added to the program whose purpose is to carry out the desired function. Note that if the new function is to be executed periodically, the function procedure must also place the block for the next execution on the Event List. (3) The case statement in SCHEDULES is modified to call the new function procedure whenever a corresponding TWQ block reaches the top of the Event List. Section A.6 of Appendix A contains examples of TWQ functions implemented in this way.

# C. APPLICATIONS

•

This section describes two simple experiments using the program. The intent is to give some feel for the type of investigations for which the model is useful.

Suppose the program assumptions discussed above are applicable to a user's system. Then the behavior of the average slippage of

fixed-frequency jobs with changes in fixed-frequency CPU requirements may be of interest. This would be the case if the user were contemplating recoding the fixed-frequency job for greater efficiency in an effort to reduce slippage. Job parameters, time slices and overheads in the model are set to provide the desired loading conditions. A series of computer runs is then made with varying fixed-frequency CPU times. This experiment was run with hypothetical parameters for configurations of 1 CPU and 2 CPUs; each run went for 10 simulated seconds. Default parameters were used wherever possible (see Appendix H); under these conditions the processors were in use over 95% of the time. About 75 jobs were completed by the dual-processor configuration on each run; this number averaged 61 for single processor runs. The average RFPQ length for dual-processor runs was about 6; for single-processor runs about 8. All the trial runs were compute-bound; I/O utilization averaged about 50%. The results are tabulated below.

l CPU: FFREQ CPUTime (msec)	Avg Slippage (jobs/sec)	2 CPUs: FFREQ CPUTime (msec)	Avg Slippage (jobs/sec)
100	2.9991	100	1.8994
90	2.9991	90	1.8994
80	2.99991	80	1.7995
70	2.8991	70	1.6995
60	2.8991	60	1.4996
50	2.2993	50	1.4996
40	2.2993	40	1.0997
30	2.2993	30	1.0997
20	2.1993	20	0.8997
10	2.0994	10	0.9994



As a test of consistency for the program, the data above were interpolated to produce estimates of the fixed-frequency CPU time that would be required to yield an average slippage of 2.0 jobs/sec. for single and dual processor configurations respectively. These estimates were input to the program as data; the resulting slippages (jobs per second) were (single processor) 2.0994 and (dual processor) 1.9994.

Suppose now that under the assumptions above the user desires to study fixed-interval slippage as a function of the number of processors. Since fixed-interval jobs receive considerable special attention in normal operation, simplification of the system would result if such special routines could be dispensed with. This might be possible if a sufficient number of processors were available so that the slippage level is acceptable. Thus a series of computer runs is made with the heavy CPU load imposed by the default parameters. Interrupts are turned off so that fixed-interval jobs receive no special treatment. Again, runs of 10 simulated seconds were made. The CPU requirement for both fixed-frequency and fixed-interval jobs was 50 msec. Between 67 and 81 jobs were completed by the various configurations. CPU utilization ran from 59% (5 CPUs) to 96% (1 CPU) while I/O utilization ranged from 95% (5 CPUs) to 38% (1 CPU). The average FINT delay in the table below is the average time that a FINT job spent on the RFPQ. The results for five configurations are shown below:

No. of CPUs	FINT Slippage (jobs/sec)	Avg FINT delay (msec)
1	3.8	13.50
2	3.1	5.242
3	2.7	1.383
4	1.5	1.105
5	0.5	0.414

Each run of the program requires about 70 input parameters. Of these 70, perhaps a dozen or more would be selected as significant by a particular user. Exploration of the parameter space of these variables is a non-trivial task for which the simulator is useful. Investigation of the transient system state which occurs when the system is first started may also be facilitated by the program. A related area is the definition of the steady-state condition. Effects of various priority structures could be measured. The simulator would be useful for measurements and predictions of various sorts involving system overheads. The major assumption underlying all these suggestions is, as with any simulation model, that the real system can be described by the program.

# V. CONCLUSIONS

A logical model with rather general applicability to the study of real-time operating systems has been presented. It has been shown that the constraints which were outlined early in Chapter II are satisfied by the RFPL-IOWH-TWQ model. The logical entities have been translated into a computer program which seems to be a useful tool for investigation of systems whose assumptions are consistent with those of the model.

Various applications were suggested for the program and some simple experiments were run to illustrate conclusions to which the program can lead. For example, from the data tabulated in Chapter IV, Section C, it is seen that fixed-frequency CPU time requirements are able to influence the average fixed-frequency slippage only very slightly. Other parameters in the model seem likely to have a far stronger influence. Also, the data indicate that no value of fixed-frequency CPU time can bring the average slippage to zero in either configuration. The data points are grouped in an interesting fashion, with relatively large values of slippage separating the groups. One is tempted to explain this situation by supposing that the cluster points represent quantum loading levels to which the system is sensitive, but more data are needed to verify this idea. For the dual-processor configuration, the average slippage is monotone non-decreasing at all points except in the region of small CPU time; this minimum value, if it appears in other tests, would be an interesting area for further study.

The data from the second example experiment suggest that increasing the number of processors will not be an economical way to avoid special



routines for handling the fixed-interval jobs. The detailed program output indicates that once these jobs miss a scheduled execution (which happens very quickly) their timing is severely preturbed for the rest of the run; at least half a dozen processors are necessary under the loading conditions of the test in order to insure a timely processor for every fixed-interval job initiation.

Some modifications to the code would produce unqualified improvement. The most urgently needed change is the modification of the normal variate generator in RANDOM to produce statistically acceptable variates (c.f. Appendix F). Algorithm TR from Ref. [1] is recommended. Another change that would simplify the coding of JOBSTART is the modification of RANDOM to return integers instead of reals along with the addition of a procedure to produce real Uniform (0,1) variates. This new routine would be called by RANDOM and GETCPU. The lack of multiple random number streams is also a defect. Another program feature which would make a somewhat more general simulator is a generalized interrupt routine. Such a routine should be coded as a separate procedure capable of simulating several classes of interrupts for any calling job.

The utility of other modifications to the program depends on the particular system being modeled. Changes in this category include extension of the I/O procedure to handle more I/O types, inclusion of a core allocation routine, more direct simulation of supervisor activities, modification of STAT to gather some new statistics, alteration of the overhead accounting scheme, etc.



#### APPENDIX A. PROGRAM DESCRIPTION

This Appendix describes the overall operation of the program and contains several sections devoted to some peculiarities and special properties of the system. Appendix C, the Program Listing, contains comments that elaborate further on the workings of the program.

### A.1 JOBS

The purpose of the model is to provide the user a view of the passage of jobs through the system. A job is defined by a table or block with 9 fields containing such characteristics as total CPU time required, total number of I/O requests to be made to the system, priority, etc. Each job is identified by a number, JOBID, which for the first job is 1 and which increases serially for each job thereafter. Thus in the model, creating a job means deciding what each of the job parameters shall be and placing these numbers in a new block. The job's progress through the model is then marked by the movement of a pointer to its job table among the various procedures that comprise the simulator. As this pointer proceeds on its way it may find itself allocated to a CPU, waiting in some queue for service, performing an I/O operation, or exiting the system. The picture of the system presented to the user is made up of queueing statistics and such system statistics as CPU-I/O overlap and CPU utilization.

## A.2 EVENTS

The action within the model is a series of events. An event is some milestone in a job's passage through the system. The events which are possible include creation of a new job, allocation and

deallocation of a processor or an I/O device and exit from the system. It is assumed in this model that a job's time in the system is divided into periods of CPU use alternated with periods of I/O operations. The length of each processing interval (and each I/O interval) is a constant and is chosen so that when a job performs the last of its I/O operations it will require exactly one more CPU period to complete its total CPU requirement. Thus, the sequence of events for a particular job is typically a series of processor allocations and deallocations interspersed with I/O device allocations and deallocations. This pattern, however, may be interrupted in various situations to be discussed later. Note that a job is always in one of three states: processing, doing I/O, or transitioning into or out of the system or between the other two states.

Operation of the model hinges on a chronologically ordered linked list called the Event List. Each entry on this list is an event block containing the information necessary to set the next event into motion. This data includes a pointer to the job which is the subject of the event, the type of event to be performed and the global time (GTIME) at which the event is to occur. The SCHEDULER initiates a simulator cycle by removing the top event block (which represents the event due to happen next), updating GTIME to the time in the block and calling the procedure appropriate for the handling of the event type specified in the block. The SCHEDULER passes to the task procedure the job pointer from the event block; the indicated job becomes the <u>calling job</u>. When the task procedure has finished its work it returns to the SCHEDULER, which then initiates the next simulator cycle. This process continues until the SCHEDULER sees that GTIME has exceeded a

parameter, QGTLIM, which the user has set. At this point the final statistics are collected and printed and the run is terminated.

The Event List is managed by procedure EVBOSS. EVBOSS is called by any procedure which desires to place an event block on the List. EVBOSS forms new event blocks from the data passed to it and inserts them into the List according to two criteria: (1) No blocks preceeding a given block may have an execution time later than that of the given block. (2) If several blocks have the same execution time, then they are ordered according to event type. The order is EXIT, RELIO, IO, RELCPU, GETCPU, JOBSTART. The purpose of this second restriction is to avoid such cases as the following: Suppose that calls to GETCPU and RELCPU are scheduled at the same GTIME on a single-processor configuration. If the GETCPU call is executed first, a job will be sent to the RFPL and without the passage of any simulated time it will be removed from the RFPL. Thus condition (2) causes the simulator to take the view that the job attempting to get a processor should have access to any processors being released at the same instant.

# A.3 Task Procedures

Task procedures are those procedures which are concerned with moving jobs through the system. They include JOBSTART, GETCPU, RELCPU, IO, RELIO and EXIT. Each task procedure has at least two functions to perform each time it is called. First, the calling job is accorded the basic service suggested by the task procedure's name. For example, GETCPU first attempts to provide a processor for the calling job, while RELIO takes care of releasing the I/O device which has been allocated to the calling job. Next, each task procedure must decide which will be the next event to occur to the calling job and when it

will occur. For example, when RELIO is called with a job which is somewhere in the middle of its trek through the system, RELIO must realize that the next event for this job will be a GETCPU to initiate its next processor cycle. The "decision" is actually completely deterministic: RELCPU calls IO, IO calls RELIO, RELIO calls GETCPU and GETCPU calls either RELCPU or EXIT. The task procedure signals its decision by causing a new event block to be formed and chained in chronological order onto the Event List. This second function is fundamental to the operation of the model since it is the mechanism whereby the Event List is perpetuated. Every task procedure forms one or more new event blocks every time it is called. Note, however, that with the exception of GETCPU when it is handling an interrupt, only SCHEDULES removes blocks from the list. Note also that while a job is within its CPU period the pointer to its table is located on the Event List in a block requesting a RELCPU. In general, the only time a job table pointer leaves the Event List is when its job is in the transition state. The most important exception to this rule occurs when the job is awaiting some service on one of the queues. In this case its pointer is kept in a block on that queue.

## A.4 JOB INITIATION

Jobs enter the system through JOBSTART. When JOBSTART is called it is the calling job that is about to enter the system. Its job table has been filled in previously by JOBSTART and JOBSTART will simply pass its pointer on to GETCPU. However, before doing this, JOBSTART constructs a job table for the <u>next</u> job that will enter the system by drawing from various user-specificed distributions. JOBSTART computes

the global arrival time for the new job (again by drawing) and causes an event block containing this time and a pointer to the new job table to be chained onto the Event List. The event type specified in this block is a pointer back to JOBSTART. In effect, then, when the interarrival time has elapsed this new job will be a calling job for JOBSTART and another event block for the succeeding job will be generated.

## A.5 SPECIAL-PURPOSE JOBS

There are two classes of jobs in the simulator that are of special interest. These jobs are intended to represent the behavior of the fixed-frequency and the fixed interval jobs of the NAVORD Executive and other real-time systems. Fixed interval (FINT) jobs are those which must be initiated at fixed times during the run. They enter the system via an interrupt assumed to come from a watchdog process on the TWQ. Anytime the interrupt is enabled the FINT jobs will in fact be started on time. The job parameters for FINT jobs are specified by the user and a special section of JOBSTART handles the creation of these jobs. It is assumed that FINT jobs perform a single I/O operation on each execution. FINT jobs are for the purpose of the sample simulation (c.f. Chapter IV, Section C) initiated to handle I/O requests from some external devices; therefore they must run to completion upon each initiation. Anytime a FINT job gets enqueued for a processor (placed on the RFPQ) it will not initiate on time or it has been interrupted and will therefore not complete on time. Thus any time the processor queue RFPQ is called with a FINT job, this slippage is recorded for later printout by the program.

Fixed-frequency (FFREQ) jobs are jobs which must complete at a certain frequency, but which may be initiated at any time convenient to the system. In the model, the user specifies the required completion frequency (QFF). The system initiates one of these jobs 2 milliseconds after the start of each run; thereafter, each time EXIT is called with a FFREQ JOBID it introduces the next one (through JOBSTART) immediately. Thus, with no other jobs in the system, and assuming sufficient available processor time, a run would consist of exactly QFF FFREQ jobs each second for the entire run period. In the usual case, however, FFREQ jobs will not be able to complete at the desired frequency since they can be interrupted but cannot cause interrupts in order to recover a CPU. At the end of each 1-second interval, procedure SPEC determines the difference between the required number and the actual number of completions. The user will normally give these jobs as high a priority as possible in order to ensure that they are not preempted in the processor queue by less important background jobs.

#### A.6 INTERRUPTS

Whenever GETCPU is called with a FINT job and interrupts are enabled, an interrupt occurs. The interrupt system which is then activated is intended to model in some ways the interrupt system of a multi-processor AN/UYK-7 configuration. Toward this end, the processors in the system are divided into two sets each time an interrupt occurs: those which are free and those which are busy. If either of the sets is empty, then the processor that will handle the interrupt is chosen equiprobably from the other set. If neither set is empty, then it is 10 times more likely that a selection will be made



from the set of free processors. Although the factor 10 was arbitrarily chosen, it is intended to model the fact that during certain portions of an AN/UYK-7 instruction cycle, the processor is sensitive to certain interrupt types. A specific probability is difficult to compute since it represents a very gross assumption about AN/UYK-7 interrupts. In any event the processor to handle the interrupt is selected with equal probability from whichever set is chosen. If a free processor is chosen then it is simply allocated to the interrupt. If a busy processor is chosen then extra steps must be taken to ensure that the interrupted job will be handled logically. First the time remaining in the interrupted job's current CPU period is computed and stored in a field in the job's table. The job is sent to the RFPQ to await a processor. When the job again gets a CPU it will run out this old period before resuming its normal schedule. Finally, there is a block on the Event List which must be removed; it is the block which contains the call to RELCPU that would have terminated the interrupted job's processor period had it been allowed to continue.

It is logically convenient to consider that interrupts occur at the end of each I/O period. Such interrupts take the form of a call by SCHEDULER to RELIO in response to an Event block created by procedure IO. RELIO then schedules the calling job for GETCPU, but only after a user-specified delay (QIOSTOP) which represents the interrupt processing and any other overheads the user wishes to associate with this operation. Interrupts of the type that occur to FINT jobs, e.g., TWQ watchdog process interrupts, are also used directly by routines that operate as part of the simulator supervisor system. For example,

-

procedure SPEC is designed to check on the actual completion rate of FFREQ jobs. Therefore, an event block whose execution time is GTIME=1 second is placed on the Event List by the Mainline routine which initializes the List. When this block reaches the top of the List a logical interrupt occurs and SPEC is called. After completing its calculations SPEC creates a new event block with an execution time of GTIME+1 second and blocks itself. Similarly the IOCS routine, which controls the output from the program, is driven by TWQ interrupts.

This interrupt facility is very simple and thus quite limited in usefulness in sections of the program other than the FINT job mechanism. The fact that a more general interrupt handler is not available is clearly a weak point in the program; for example, a preemptive RFPQ would require the same type of service that FINT jobs receive but such service is unavailable in the present implementation.

### A.7 OVERHEAD ACCOUNTING

System overheads can be inserted into the model by delaying the passage of a job from one event to the next or from a queue to its next event. For example, suppose it were desired to include in the simulation the overhead associated with transferring a job from the RFPQ to a processor. It would be necessary to modify the code in every place where such a transfer occurs (there are two: one in RELCPU and one in EXIT so that a new event block would be formed. This block would specify a call to GETCPU at a global time of GTIME plus the amount of the overhead. Such overheads are built into the model rather arbitrarily to allow for setting up I/O operations and for continuing normal operations after an I/O operation. Users of the simulator will doubtless want to modify its overhead accounting to suit their particular needs.



### A.8 I/O IN THE SIMULATOR

The simulator contains two I/O "devices" and two dummy devices which use the parameters furnished for the other two. A "device" is one of four sections of code in procedure IO. Each time IO is called the IOType is retrieved from the calling job's table and used to decide which user-specified distribution parameters will be used to determine the duration of the I/O operation. An event block is then formed whose event type is RELIO and whose time is GTIME plus the interval computed as above. The dummy "devices" were included to simplify the task of adding new I/O devices to the system.

#### A.9 SIMULATED TIME

The basic time unit in the simulator is assumed to belmillisecond. It is toward this basic unit that all printout messages and conversions are oriented. Thus procedure STAT contains the constants appropriate for converting to minutes from milliseconds. There is, however, nothing to prevent the user from considering any other basic unit he desired except the text of the output segments.

In the sample experiments run for Chapter IV, Section C, time was compressed by a factor of about 5 when the simulator was configured with fewer than four processors. Thus a run of 20 simulated seconds required about 4 seconds of execution time on an IBM 360/67 running under OS/MVT.

# A.10 COLLECTION OF STATISTICS

Procedure STAT collects and prints all statistics for the simulator. It is always automatically called at the end of a run. The user may cause a call to STAT to occur at any time(s) during the run by

inserting an appropriate control card, Card 22 (see Appendix D), into the program input stream. The numbers on this card are considered by the reader procedure to be global times and an event block containing a call to STAT is formed that will execute at each of these times. Appendix G describes the manner in which STAT calculates its outputs.

# A.11 INPUT PARAMETERS

Each run of the simulator requires approximately 70 constants to define the jobs and configuration for the run. All of these parameters, with two exceptions, have default values assigned (see Appendix H) and need appear on input cards only to override the defaults. On every run, two cards must appear in the input stream: Card 23, the Output Control Card, and Card 24, the Run Termination Card (see Appendix D for details on each card type.) The Run Termination Card must always be the last card in the input set and must always be immediately preceeded by an Output Control Card. All other cards, if any, may appear in any order in the input stream. The program is designed to execute several input sets in succession and it is these latter two cards that delimit the various input data sets. With one exception, all input cards contain a series of integers. The exception occurs when the user desires to specify an empirical distribution for some job parameter; in this case he will provide a follower card containing real numbers which describe the distribution. In either case the numbers are punched in order and separated by one or more blanks. Appendix D contains a detailed discussion of the format of each input card along with an explanation of the parameters.

The output segments mentioned in connection with Card 23 will print only if the I/O flag, IOF, is on; the numbers on this card



control the flag. The integers 0 and 1 have special meaning not attached to any other integers. A zero tells the output control procedure IOCS that no additional flagged output should be printed; a 1 implies that all flagged output should be printed at the level specified by QIOF. IOCS will not attempt to read any additional output control numbers from Card 23 after seeing either of these special characters. Every output control card must end with either a 0 or a 1. If the first datum on Card 23 is not a 0 or a 1, then it will be interpreted by IOCS as the global time at which the user desires the printing of flagged output at the indicated level to commence. This integer must be followed by another, larger integer which represents the stop time for flagged output. This stop time may now be followed by a zero, indicating no more flagged output is desired, a one, indicating that all flagged output should be printed from this time on, or another start-stop pair. Note that a sequence of start-stop times must be strictly increasing.

Although the data for the output of MAP (see Section A.13) is constantly accumulated by that procedure no matter what the setting of IOF, the MAP output is printed only after a full line (650 msec.) is accumulated. This occurs at GTIMEs that are integer multiples of 650 milliseconds. Only at these times is IOF checked. Therefore, the user must insure through his Card 23 that IOF is equal to 1 at the <u>end</u> of each 650 msec. interval for which MAP output is desired. For example, the sequence (100,645,0) on a Card 23 will be interpreted as follows: At GTIME=100 msec. set IOF=1 (commence printing all flagged output). At GTIME=645 msec. set IOF=0 (stop printing flagged output). Leave IOF set to zero for the remainder of the run (print no more flagged output).

Note that at time 650, when MAP is prepared to print the first chart, IOF=0; therefore MAP <u>discards</u> this data and commences collection of data for the 650-1300 millisecond chart.

# A.12 RANDOM NUMBERS

Many cards in the input stream contain parameters that will eventually be used by JOBSTART in calls to RANDOM. Procedure RANDOM returns variates from uniform, exponential and normal distributions of arbitrary parameters (see Appendix F) and variates from a userspecified empirical distribution. It may also simply return a user specified constant. It returns real numbers, never integers. RANDOM always expects three integer parameters; however, the exponential routine and the constant routine actually use only two. READER takes this into account and the user need specify on his input card only those parameters actually used. In the following parameter format table for each function of RANDOM, EX stands for the distribution mean while SIG is the standard deviation.

Type of Variate	First Parm	Second Parm	Third Parm
Uniform(a,b)	1	a	b
Exponential(EX)	2	EX	Ignored
Normal(EX,SIG)	3	EX	SIG
Empirical	4	NPAIRS*	INTERP*
Constant	5	CONSTANT	Ignored

\*See text below

Notice that the first parameter tells RANDOM which distribution is being called upon and the remaining numbers are the parameters of that distribution.

An empirical distribution is stored in an array in the form of a stack of ordered pairs (L,R) of real numbers. Each stack contains up to 10 pairs. Sufficient space has been alloted so that every job parameter required by JOBSTART can come from an empirical distribution if the user desires. Each time a variate from an empirical distribution is desired, RANDOM first obtains a variate v from U(0,1). It then scans down the appropriate stack testing for the condition that v is less than the L part of each pair. When this condition is met, RANDOM has bracketed v with the L parts of two consecutive pairs (this assumes of course that the pairs are strictly ordered on the L parts: see example below.) RANDOM now returns either the R part of the lower-bound pair or a value obtained by linear interpolation between the R parts of the bracketing pairs. The decision is based on the value of the third parameter in the call to RANDOM (INTERP in the table above.) If INTERP is equal to 1 then the uninterpolated value is returned; any other value for INTERP results in an interpolation.

Suppose that it is desired that at some point in a program RANDOM return numbers from the set (4., 3., 2., 1.) with equal probability. This would occur if RANDOM returns 4. when v (a U(0,1) variate) is between 1.0 and .75, a 3. for .75<v<.50, a 2. for .50<v<.25 and a 1. for .25<v<0. The first step in setting up for this task is to read the distribution in to RANDOM. Then any call of form REAL:=RANDOM (Q1,Q2,Q3) with appropriate parameters will produce the desired variate. Every empirical distribution is read in on two cards. Therefore any of Cards 1-12 or 14-21 whose first parameter is 4 must be followed by a second card containing in free form the set of pairs for the distribution. Each number in each pair may be either type REAL

or type INTEGER; they will all be converted to type REAL after being read in (recall that RANDOM always returns reals.) The three parameters on the first card of this set are, in order, as follows:

First Parameter - Always the integer 4 for empirical distributions. Second Parameter (NPAIRS) - An integer between 1 and 10 (inclusive) equal to the number of pairs to be read in for this distrbution. In the example above, NPAIRS=4.

Third Parameter (INTERP) - If INTERP=1 then the linear interpolation will <u>not</u> occur; any other value for INTERP will result in an interpolation. This parameter must always be an integer.

Thus for the example, the first card has the form <s> 4 <sp> 4 <sp> 1 <s> where <s> indicates zero or more spaces and <sp> indicates 1 or more spaces. The "no interpolation" option is arbitrarily specified here. In this case, the second card would be <s> .75 <sp>4.<sp>.5 <sp>3.<sp>.25<sp>2.<sp>0<sp>1.<s>. Note carefully how the intervals specified in the example translate into the numbers on the second input card. In particular, the upper limit for the L parts, 1.0, is assumed, while the lower limit, 0, must be explicitly punched. This assumption does not hold in case interpolation is desired: in this event, <u>both</u> limits and their corresponding R parts must be punched up.

# A.13 OUTPUT

Output from the simulator is divided into classes or levels. The user specifies via Card 13 which levels he desires to print on each run. Output at level 0 is considered necessary on every run. Output at level 3, the highest level, is detailed debugging information that the user will generally not want. All levels up to and including the



one specified on Card 13 will be printed. All levels greater than zero produce what is referred to in Section A.ll as flagged output. The user may elect to turn off all output during some time intervals and to print at the specified level during others. This is accomplished with Card 23 as described in Section A.ll. The kinds of output included in each level are detailed below. See Appendix E for a sample output.

-Level Q: At the lowest (most important) level is the printout of the input parameters and most of the output from procedure STAT. Each job characteristic name in the parameter output is followed by the parenthesized number of the card on which READER expects to find corresponding parameters for RANDOM. The last segment of parameter output is a listing of those job characteristics for which no card was detected in the input stream; the values printed for these characteristics are default values. The output from STAT is selfexplanatory; details of the calculation of each statistic is found in Appendix G.

-Level 1: The only output segments at this level are those generated by procedure MAP. MAP produces a one-dimensional chart depicting the activities within the processors with time. Page width limitations break the chart into 650- millisecond segments which then print down the page. Each segment consists of an axis line, a CPU time-line for each CPU in the system and the segment origin time. The axis line is the time scale line and is divided by 50-millisecond clock marks. The top CPU time-line corresponds to CPU1, the second to CPU2, etc. Each time-line is a dashed line which is interrupted by X's whenever the corresponding CPU is processing a job. Each X represents 5 milliseconds of processor

Each series of X's on a time-line begins with the JOBID of the time. job being run. Thus JOBID 386 running for 20 milliseconds appears on its processor time-line as --386X-- and running for 10 milliseconds as --38--. Any time a job initiates within 5k milliseconds of the end of its segment (where k is the number of digits in its JOBID), none of the JOBID will be printed; in this case the entire job will be marked by X's. Thus JOBID 386 running for 20 msec. but starting at GTIME=641 will appear as --XX in the current segment and XX-- in the following segment. The user must also beware of such situations as ---501XXX--which might be JOBID 501 running for 30 msec. or JOBID 50612 running for 10 msec. followed by JOBID 1 running for 20 msec. In general the only way to resolve irrational MAP entries (such as JOBID 501 suddenly reappearing long after it should have exited the system) is to examine the Level 3 output to be described below. The segment origin time is printed immediately below the axis line near the left end. If extensive use is to be made of the MAP feature, a different format should be considered, e.g., continuous chart with vertical rather than horizontal orientation.

-Level 2: This level is a dummy in the basic simulator and is included for user convenience in adding additional output types.

-Level 3: This Level produces an output statement each time any task procedure is called. Messages from each call to MAP and from procedure SPEC are also printed at this level. In addition, procedure STAT produces a listing of JOBIDs on the Event List, IOWH and RFPQ which prints at Level 3 each time STAT is called. Each of these messages except the ones from SPEC and STAT begin with the procedure name of the sending procedure. The message from SPEC begins with



"&&& FFREQ SLIP:'. The second field of each Level 3 message with the above exceptions contains the JOBID of the calling job. The information following the JOBID, if any, is listed below:

RFPQ: Priority of calling job.

RELCPU: JOBID of job on CPU 1,...JOBID of job on CPU QCP. Zero indicates a free CPU.

EXIT: Total CPU time used by the calling job.

MAP: Same as RELCPU.

The message from SPEC contains the FFREQ slippage (i.e., the difference between the required number of job completions specified by QFF and the actual number of completions) for the particular l-second interval indicated in the message.

### APPENDIX B. SAMPLE DECK SETUP

The following listing shows the deck setup for running the program on the IBM 360/67 at the W.R. Church Computer Center of the Naval Postgraduate School. The User's Manual published by the Center has additional information and explanation of the JCL.

- 1. //xxxxxxx JOB (yyyy,zzzz,aaaa),'bb...b'
- 2. // EXEC ALGOLW, REGION=130K
- 3. //SYSPRINT DD SYSOUT=A,DCB=BLKSIZE=3458,SPACE=(TRK,(5,1))
- 4. //ALGOL.SYSIN DD \*
- 5. Algol Source Deck
- 6. //GO.SYSPRINT DD SYSOUT=A,DCB=BLKSIZE=3458,SPACE=(TRK,(5,1))
- 7. //GO.SYSIN DD \*
- 8. 13 1000 2 50 75 4 3 0 100 Any Comment
- 9. 9 5 75 Any Comment
- 10. 14 1 1 4 Any Comment
- 11. 23 1 Any Comment
- 12. 24 O Any Comment
- 13. /\*

The alpha fields on Line 1 are job accounting fields; see the User's Manual. Lines 3 and 6 are optional; they reduce the SYSOUT space requirements of the program. Lines 8 and 9 are optional input cards. Lines 12 and 13 are required on every run. Any other data cards would be inserted between lines 7 and 17.



APPENDIX C. PROGRAM LISTING

P+0+0	
	Ü
H ANL ZZOO A HIA	ŭ
DX H 4MM W QH	S
EQ, IOIR BTCT, AT GN(1::17 PT); PT); PT); PT); PT); PT); PT); PT);	Σ
Q C HZ · H ·QH · ·V	ш
	N O
LO D DHXOD LOUT CO	$\cup$
DO HDH+ ~ · · DA+ D+ · · · · H	5
· · · · · · · · · · · · · · · · · · ·	fee-4
A A A THEMAN , OHON A A A A A A A A A A A A A A A A A A A	Ω,
H Z LX USA SOMO . U.S	Ö
H Mineradan indexane u a	T
M MTKKOMKN ~0JK0 S Q ···N S K~MMQ ·KJ 4~HM~QV V H	IMULATOR
· HUUUHKAR JTHOSUR · H.	$\supset$
	Σ
A AXA MOR + HOGYAH ··· A HH	S
H OTAZ . AA Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	
D B ROMEMONYADE NUTL OF	ш
· JOHOMJZ ·OKKN ~H · · O	Η
D -OOMT +HFHRADROGWN ++++	
C AMMZAK N. AGO.JEEFANDA	NI
· HOKE HICHHKE	I
	-
O DWMENDOANTOMOZAQNHNQOA	IM
· · · · · · · · · · · · · · · · · · ·	
T OM ·* ZQ · KH KZOH · ·HOK ·	ΔL
H ZAK H . NA WH GHMHHOD	>
<b>王 三 100×11・34・10×20001 20 20×11・10×11・10×11・10×11・10×11・10×11・10×11・10×11・10×11・10×11・10×11・10×11×10×11×11×11×11×11×11×11×11×11×11×1</b>	2
T THAT OCAN OF AN AND A A A A A A A A A A A A A A A A	NT E
C LJ JUUL *U····ZFCF * • ONCF	Z
C Ш → U∑LVO···HVJQ@MN@□UV • K→B→ZH •BU→→ •ZA •HU	I
	ш
E WHAHAMODJZJJOHHZGGO *HA	MI
	F
J HOJOMKON HK- +Z4HO	
K MAN OHOO MANZLOGGOZH	IC
Ш ШСШ ХОНС	S
	A
	ŝ
Z OKMANAHMAAKHM 400 HAOX	ш
HUMIN *NJBAUOF**H * *NOAUA	Ŧ
	'
	łł
	4 4
O >OLOW WX44 -ONHOGWAL	-X-
ZK *KKKZ -KHFKWZJK	*
O DOOOMMHMMAR OMOOMSMAM	Z
	m
OOFOOOTFJFF44 KF40FNHOF	Σ
ほんすみたみなみでしてすたみ SIGGIOAUI ほどいご ほうしん ストレース シーロのコロメリー	COMMENT***
	U

...

.



<pre>PROCEDURE RANDOM (INTEGER VALUE FN.S.T): BEGIN REAL V: INTEGER VALUE FN.S.T): CASE FN OF BEGIN GOTO UNIF; GOTO EXP: GOTO NOR: GOTO EMP: GOTO END: UNIF: L:=1049*L REM M; UNIF: L:=1049*L REM M; V:=ROUNDTOREAL(S+fT-S)*(L/M)); GO TO XITZ; EXP: V:=ROUNDTOREAL(-S*LN(RANDOM(1,0.1))); GO TO XITZ; NOR:V:=0; FOR I:=1 UNTIL 12 DO V:=V+RANDOM(1,0.1)); NOR:V:=0; FOR I:=1 UNTIL 12 DO V:=V+RANDOM(1,0.1)); C:=ROUNDTOREAL (T*(V-6.)+S); GO TO XITZ; FMP: JV:=1: V:=RANDOM(1,0.1); WHILE V<qemp(s,jv.1) do="" jv:="JV+1;&lt;br">FMP: JV:=1: V:=RANDOM(1,0.1); WHILE V<qemp(s,jv.1) do="" jv:="JV+1;&lt;/pre"></qemp(s,jv.1)></qemp(s,jv.1)></pre>	<pre>V:=0EMp(S=JV,2)+((V-CEMP(S,JV,1))*(QEMP(S,JV-1,2)-QEMP(S,JV,2))); Go TO XITZ: CCN: V:=S+5: COMMENT* 5 IS ADDED TO INSURE CORRECT CCNSTANT AFTER TRUNCATION *; XITZ: : V</pre>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

•

RE AL

\*\*\*\*\* \* ¥ \* ÷ .... L NO ENDIT: ш W PR CC I PROC

\*\*\*\* -14шs



-

\*\*\*\*\*\*\* × \*\*\*\*\* .. Σ C N O U I U ANDON \*\*\*\* F ACK GROUND)  $\succ$ ••0 - 14 ..... .. +--UT ώo αu GTI ME UN N ā RUNCAT E C 3)),0 ... ( Q1N3 \* NOREQ:=TRUNCATE(RANDOM(QIN1,QIN2,QIN3)) M(QIC1,QIC2,QIC3)); IID.TRUNCATE(RANDOM(QIP1,QIP2,QIP3)),0 CPUT.TRUNCATE(RANDOM(QII1,QII2,QII1) CPUT.TRUNCATE(RANDOM(QII1,QII2,QII1) 0M(QIA1,QIA2,QIA3)),NOREQ,TRUNCATE(CPUT) HE(TEMP2),TEMP2); GO TO PASS; 5 m 11 0.1 PUT: ЦЦ 00 P2, Ê (=500; (3)); CF L d L LL LL N. OF ന ц.О П.О 4 FO: IDF:=IDF+1: IF IDF>799 THEN IDF:= NORE 0:=TRUNCATE(RANDOM(0FN1,0FN2,0FN3 TRUNCATE(RANDOM(0FC1,0FC2,0FC3)); TEMP2:=JOBTAB(IDF,TRUNCATE(RANDOM(0FF (0FM1,0FM2,0FM3)),CPUT,TRUNCATE(RANDOM(0FF NORE 0,TRUNCATE(CPUT/NORE 0),0); GETCPU(TEMP2); G0 T0 ALT0; PASS: CORE(0,H); ALT0: END; END: w 0... Z.~ UJad X := I I D+1 E(RANDON JOBTAB(I ΟΣ z ENTIN, w ATE S(1 02 LL C UNCI MP2 UNC/ BOS шH HAH HAH 2> Fin ш ш ROCI

- PROC

a

\* A \* > END Ω ωZ \* ū \* -. . . 0 END ROR ۵. 0 .. , JCB ... 11 ----Z ~ \*\* + Ľ 3 zυ C W . . 0 G Σ CC II ш õ ¥ WIL RTI O ... Ω F .. \*\*\*\* Ш Ч Ч zn 4 5 and > u) U. Z Į. I) ά. I. ũ + 0 •• Ш + Ш -0 Ш. Л. С Ш. ٥. HH-Ω I \* -4, JCBP); [M, JCBP]; DREQ(JCBP  $\bigcirc$ H. łŧ ř .... 1--- $\Sigma$ P=0 ND::=0 < ∥ F 5 ... \*\*\*\* 1... ···Ш ٩ < ã . ග S  $\mathbf{H}$ 10> MOU ₩  $\sim$ (4+ 0 ĩ Z a.Z \* - $\stackrel{\leftarrow}{\sim}$ 010 ۵ س ک .. L. ... н \* GIN: 1 L0 ΣHO HHH RNO. C sz ) S uı⊢ω. นาเม OS E v ∩ ш Ω -0 ഹ F 0 1:0 40 MU 11 Z u. > UHUEA JEHO ---α. ш 00.... ш 11 0 VTRPT: S:=MG:=0: FP:=BP:=1: RN:=RANDOM(1, 0 BP:=BP+1: END ELSE BEGIN F(FP):=I: FP: RNO:=RANDCM(1, 0, 1): IF S=0 THEN GO TO D3; IF RNC. I THEN BEGIN T:=I./S: RNO:TALI THEN BEGIN T:=I./S: FOR TO D6: END: FNO TF RNO T\*IA THE FOR TO D6: END: END: FOR TO D6: END: FNO T\*IA THE FOR TO D6: END: FNO T\*IA FOR TO D6: END: FNO T\*IA FOR TO D6: FNO T\*IA FOR TO D6: END: FNO T\*IA FOR TO D6: END: FNO T\*IA FOR TO D6: END: FNO T\*IA FOR TO D6: FNO T\*IA FOR TO D6: FNO T\*IA FOR TO T\*IA FOR TO D6: FNO T\*IA FOR TO T\*IA FOR TO D6: FNO T\*IA FOR TATE FOR TO T\*IA FOR TO T . 0.m H  $\mathbb{R}$ ... Z·Z> d a HZLO  $\bigcirc$ 115 a.O UL. ADDA HUUME F III цт •• D ROC 06 3



URE RFPQ (INTEGER X; REFERENCE(JOBTAB)JCBP); ************************************	<pre>3: KEFEKENCE (JUBIAB) QI; INIEGE RSCT:=GTIME; FISLIP:=FISLIP+1; COR(JCBP):=GT :=RLEN+1; RJCBS:=RJOBS+1; (PTER(RA))) CO RA:=FOL(RA); RA); (PTER(RA)):=TEMP3 ELSE CPUP:=TEM</pre>	=RLEN-1; THEN CPUP): CPUP:=FOL(CPUP); PRE(CPUP):=NULL; 9 THEN BEGIN DEL:=GTIME-COR(Q1); FSLT:=FSLT+ 0EL THEN MAXEPS:=DEL; END; END	CE(JOBTAB) JBTB); SED HERE ARE DEFINED IN GETCPU COMMENTS; AB) NEW: WRITE("RELCPU:",JOBID(JBTB)); FOR M:=1 UNTIL GN(M)); WRITEON(GTIME); END; OIF CPASSGN(I) =JOBID(JBTB) THEN BEGIN SSGN(I):=0; OVRLAP; GO TO WI; END; RELCPU CALLED WITH NO BUSY CPU********); JBTB); COMMENT*QIOS IS ASSUMED O/H FOR I/OSET; F NEW-=NULL THEN GETCPU(NEW); END;
--------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

52

.

<pre>JRE IO (REFERENCE(JOBTAB) JOBT); DMMENT* IFLG(I)=1=&gt;1/O DEVICE(I) EGIN INTEGER 1; REFERENCE(JOBTAB) D2; F IOF&gt;2 THEN WRITE(" F IFLG(IOTYPE(JOBT))=1 THEN BEGIN D2:=IOWH(I,JOBT); GO TO EXIT; ND; ASE IOTYPE(JOBT) OF BEGIN = TRUNCATE(RANDOM(QIO11;QIO12;QIO13)); IOTIME:=IOTIME+T; C GOTO IOTT; = TRUNCATE(RANDOM(QIO11;QIO12;QIO13)); IOTIME:=IOTIME+T; = TRUNCATE(RANDOM(QIO11;QIO12;QIO13)); IOTIME:=IOTIME+T; C = TO NCATE(RANDOM(QIO11;QIO12;QIO13)); IOTIME:=IOTIME+T; = TRUNCATE(RANDOM(QIO11;QIO12;QIO13)); IOTIME:=IOTIME+T; = TRUNCATE(RANDOM(QIO11;QIO12;QIO23)); IOTIME:=IOTIME+T; = TRUNCATE(RANDOM(DIO21;QIO22;QIO23)); IOTIME:=IOTIME+T; = TRUNCATE(RANDOM(DIO22;QIO23)); EVRCATE; = TRUNCATE(RANDOM(DIO22;QIO22;QIO23)); IOTIME+T; = TRUNCATE(RANDOM(DIO23;QIO22;QIO23)); IOTIME; = TRUNCATE(RANDOM(DIO23;QIO22;QIO23)); IOTIME+T; = TRUNCATE(RANDOM(DIO23;QIO23)); IOTIME+T; = TRUNCATE(RANDOM(DIO23;QIO22;QIO23)); IOTIME+T; = TRUNCATE(RANDOM(DIO23;QIO23))</pre>	UZHHU0#07.	111
EDURE BECOMMEN BECOMMEN IF IF FOF CASE CASE CASE CASE CASE CASE CASE CASE	→ZSFZ23* = □268474 して して して して して して して して して して	ш шн <u>гон</u> ш
PROC IOT1 IOT2 E	ビ エ ビ	



\* \* \* \* \*\*\*\*\* ... S \*\*\*\* Ê \*\*\*\*\*\*\*\* Ū \*\*\* J J I H + ELIO:",JOBID(JB),GTIM ш \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* TIM FLG(2) EDOWN 0N<=0 \*\*\*\*\*\* EL S TAK CP=1/0 EDURE RELID (REFERENCE(JOBTAB) JB); BEGIN REFERENCE(JOBTAB) Z; IF IOF>2 THEN WRITE(" IFLG(IOTYPE(JB)):=0; OVRLAP; IF JOBID(JB)>499 THEN EVBOSS(7,GTIME+75 EVBOSS(3,GTIME+0IOSTOP, JB); CCMMENT\*QIOSTC Z:=IOWH(IOTYPE(JB),NULL); IF Z-=NULL THEN IO(Z); •• ш  $\sim$ W PROC S X PROC ۵. РР

P3: IF STFLG=1 THEN GO TO QXIT; LST:=GTIME; STFLG:=1; QXIT: END;

.

\*\*\*\*\*\*\* -× 11 Σ ¥¥ \* = [ ] ... 117 \* ш -74 Σ ¥. \*\*\*\* Ľ ;; ()~• 4 \*\* \*\* IF IOF>2 THEN BEGIN WRITE(" UNTIL OCP DO WRITEON(CPASSGN(M)): ENC: IF F=1 THEN BEGIN WRITE(" IF F=1 THEN GO TO WRT: IR =JID: IG:=0: START:=GTIME-STROTIM: IR =JID: IG:=0: START:=GTIME-STROTIM: START:=START-STROTIM:=TRUNCATE(START+JLEN)/5)-1; START:=START-STROTIM:=TRUNCATE((START+JLEN)/5)-1; WHILE IR>10 D0 BEGIN STROTIM:=TRUNCATE((START+JLEN)/5)-1; GO:=TRUNCATE(JID/B): CSTR(CP)(ORGIN):=CODE(TG+240): IC:=JID-TG\*B: IF ORG<I30) THEN CRG:=ORG+1 ELSEGO TO C1: EN JID:=JID-TG\*B: IF ORG<I30) THEN CRG:=ORG+1 ELSEGO TO C1: EN FOR IB:=IG STREN FOR JG: CREM(CP)(STROTI):=CODE(TG+240): GO TD W6: IF (F=2) AND (TG<130) THEN FOR J:=TWILL 130 DO CSTR(CP)(.</pre> •• (CP)( ~0 П П П П П O.L. Y.Z <u>~Ш</u> <u>х</u> Ш., × UN: ¥ × 20 ·•0\* UM .. 1 21米 \* LL\* OWW ~OFF茶 第一字 王····茶 шĸ 2.•.Z \* \* \* ビー・\* ШлШ ELC HA エエ H 2H \* WRITE(\*\*\*);WR GIN WRITE(\*\*\*); E:=6;WRITE(STR 长条计长并长长并并并并并并并并  $\alpha \bullet \alpha \not \approx$ -----m-1 ZM шIIO S...X LZY LIN RGL OH HO XT: IF IDF=0 THEN GOTC WA; FOR I:=1 UNTIL OCP DO BEG WRITE(AXIS); INTFIELDSIZE WRITE(""); WRITE("\*\*\*\*\*\*\* WRITE(""); WRITE("\*\*\*\*\*\*\* A:FOR K:=1 UNTIL OCP DO BEG CSTR(K):=BLANK; IF CREM(K):=0; END EL SE BEG FOR KB:=1 UNTIL B DC CSTR W6: END; ···UNA: W ZIUH DU\*\*\*\*\*\*\*\*\*\* <u></u> **—** ... WR. C MA ын |-Cl O

56

LNN

x ۵

*	*	~	******		
<pre>PROCEDURE SAMPLE(REFERENCE(JCBTAB) DZ); COMMENT*THIS PROCEDURE SAMPLES THE RFPQ &amp; ICWH EVERY 100 MS EC BEGIN SIGR:=SIGR+RLEN; SSQR:=SSQR+RLEN**2; SIGI:=SIGI+ILEN; SSQI:=SSQI+ILEN**2; EVBOSS(11,GTIME+100,DZ); END;</pre>	URE ICCS (REFERENCE(JOBTAB) D1); OMMENT* THIS PRCCEDURE READS CARD FOIN	<pre>IF p=0 THEN BEGIN ICF:=0; GO TO ZXT; END: IF P=1 THEN BEGIN ICF:=010F; GO TC ZXT; ENC; IOF:=JOBID(D1); IF JOBID(D1)=QIOF THEN JOBID(D1):=0 ELSE JOBID(D1 :=QIOF; EVBCSS(9,P,C1); READON(P); ZXT: END;</pre>	PROCEDURE RTIME (REFERENCE (JOB MMENT***********************************	EGIN INTEGER RIV; INTELG:=FAL F INT (DD) = 0 THEN BEGIN INTELG F CPER>SL THEN BEGIN RIV:=SL; LSE RIV:=CPER; GO TC D7; END;	IF INT(DD)>SL THEN BEGIN RTV:=SL; INT(DD):=INT(DD)-SL; END ELSE BEGIN RTV:=INT(DC); INT(DD):=O; END; D7: ; RTV END;



9 ( ii ш \*\*\*\*\* 08707) /(J0870 870 ( ... 4 II . 2 LOT. ... ( 11 ·· 02 RCCEEDRE STAT: REGIN INVEGER DEL: REGIN REGIN INVEGEN DEL: REGI  $\odot$ ... TION, %: ITE(" DJS/ AVG" ū No **£** 10 } 11 米日・ S 7> ⊥⊲ \*1 PRCCI 

\*\*\*\*\* \*\*\* •0•0• \* ÷¥ \* × \* ÷ ¥ \* ¥ 36 х 4 Ш \* 11 . \* × × \* ★ \*\*\* \* 0 • • .... \* S ⊁ н ₩ ..... \* S \*\*\*\*\* ----1,2 \*\* NZZO NZZO N **\*** \* FOR \* 0 ж... К.П.А.Г К.П.А.Г ×Σ \* .. \* 4 ₩Ш 0 ۰ م ن-تن-\* 11 \* 5 -# ----24:03 \* CL \* -DAA キて \* < 225 31 2----\* LL \* \* \* HNO \* CL ¥ шαа Σ \* ₩Ш × SΣ. 10dN →\* ⊢ \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* 분 \* d 400 N ₩ N W N N \* \*0 \* Naz .. \*\*\*\*\* \*--U AUZ  $\alpha \ast \alpha$ ¥ \* 2 水水水水水 GC TC AC, 1, READ \*O \* CL \* UL \*0 \*0 OGGOOGGOGGGH + + + + + + + AdZM \* -0 \*  $\begin{array}{c} \label{eq:constraint} \\ \label{eq:constraint} \\$ <del>8444</del> 8 ПАD П \* \* N \* N \* \* \* ··· 0. 0 SE N × S DAFF NREADONN (0111 + 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 010 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 000 - 0 AMKS ишишишишиши •ОппппппппнчООп шcЭ L = 1 ÷  $\propto *$ С\*ОШ¥ 0-ш И И И И И И И И まままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままままま 7 ίū Ē ЭШ PRCC E INT

<pre>ROCECURE WRITER: **ALL*********************************</pre>	CCMMENT* SPEC COMPUTES BEGIN INTEGER JOC, SLP: IF FFCNT <off begi<br="" then="">("DDD FFRED SLIP: "SL FFSLIP: =FFSLIP: "SL JOD:=JOD+1000; ENTIME (</off>

\*\*\*\* . . \* -}{-¥ ÷ × \* 3 \*\*\*\*\*\* \* . × JO .ts × ¥. • • = 1 : = # Q.M WA#W 102 × \* ¥ ¥ AC.9 \*\*\* Q. ----¥ JA:=1 UNTI D: BLANK(0] AXFFSL:=0; CP); .NULL); \* Sm \* \*010\* \*200\* \* ZOX  $\begin{array}{c} 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112 \\ 112$ LINES IN LIN 001524400 MAHZ MAHZ ZHZJ 0\*\*\* AOX ·· FF

% SECT \* % SECT CPDULT CPDULT CPDULT CPDULT CPDULT CPDULT CPDULT FCR WRITER (USED B) INTCOR"; CHTR(3):="F CHTR(6):="FINTNOR"; FRQCPU"; CHTR(10):=" CHTR(13):="MISC :="BACKCPU"; CHTR(11):=" :="BACKCPU"; CHTR(11] HULUNG CHTR CHTR CD:=="FI INTARV:="FI TR(9):="FF FFRGNDR:=C CHTR(16): CHTR(16): CCHTR(I) CCHTR(I) CCHTR(I) CCHTR(E) CHTR(E) CHTR(E) CHTR(E) CHTR(E) CHTR(E)

ш  $\sim$ ... ш RN 0.01 0 ...  $\sim \cdot \cdot$ 40.0 LL. 11 000 ĊØ 210 Ш 0... ... N 3 ....  $\triangleleft$ QUN SIL LL 110 1.0d Ø ····· IE 00004.0 00004.11 ··ILHHØYA II \*\*0\*\*0m  $\sim$ H .. N Σ \*\*\*\*\*\*\*\*\*\* NUZAN 0 HOGGOUM 100040L S 11 11 10-101 11 .. .... E -0 ... 0 · · O U II H · · · M X 0HOG .. QOZO Definition of the second secon TOHOTOHOHA Z · · II 10 · · · O · · O II II -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000.020. -0000. DHHLL UZHE

8 0 11 ۵. C Ø S d ... UNTIL шo MA XI = 49 .... 0 ...L 100 --- $\parallel Z$ F-00 \*\* UJ S = 3  $\mathbf{x}$ ... 20 LO O II +• -HZYUH. E: READER: WRI ANK(KA(5):=ULI ASSGN(K):=CREM E:=ATAT:=IOTIM T:=IOJS:=IJOBS (3):=IFLG(4):= :=FCT:=BCT:=0; UNTIL 22 DD CCFLG(1) STEP 5 UNTIL 126 DD TR(K):=BLANK; CFLG(F BTOT:=CPUTOT:=GTIME: T:=RFJS:=RJOBS:=ILEN G:=IFLG(1):=IFLG(2): OR:=SS01:=SIGR:=SIG12); D HOHUG Sland Color UXZ ·· F ααmom⊢0 LL ZAJN

ANDOM 2 Z aro Ø ~~Z . ATE RAP FN1 QUU Ø -MUDUMA RANDON TRUNCA -m maш 40m 1 RUNCA' O PH NN NN NN RH \* HON .. -H MU CHA ш Ŕ  $\Box$ AZHO DI ZA 0 4 000 RANDG LB/AC ... -~ 3 MAMIL. IALIZE EVENT LIST; ANDOM( 0IC1,01 C2,01 0BTAB( 800, TRUNCATE 3)),LB,TRUNCATE(RAT 3)),ACORE,TRUNCATE(RAT E(TEM),TEM); (ANDOM( 0FC1,0FC2,0FG 11 ZW..00-W Darco>a 0\_0----

2, QFP3)), TRUNCATE (RANDOM (CF13)), TRUNCATE (RANDOM ( OFN3)):TEM:=JOBTAB(500.TRUNCATE(RANDOM(OF11.QFP2.QFP3)).TRUNCATE(RANDO (OFM1.GFM2.OFM3)).LB.TRUNCATE(RANDOM(OF11.QF12.GF13)).TRUNCATE(RANDO OFA1.OFA2.0FA3)).ACORE.TRUNCATE(LD/ACORE).0): EVBOSS(1.ENTIME(TEM).TEM): TEM:=JOBTAB(1.0.0.0.0.0.0.0.0.0):EVBOSS(1,3.TEM): TEM:=JOBTAB(0.0.0.0.0.0.0.0.0):EVBOSS(1,3.TEM): TEM:=JCBTAB(0.0.0.0.0.0.0.0.0):EVBOSS(9.1.TEM):EVBOSS(11.100.TEM): :NIAM •1); STAT; EADS CARD TYPE 24. IF L=1 THEN GO TO LB:=ACORE:=0; SCHEDULES; MAP(0.0.0.1 COMMENT\* NEXT STMT RE/ READ (L); READON(L); I END.

... ¥

## APPENDIX D. INPUT PARAMETERS

The purpose of this Appendix is to discuss in detail the use and preparation of the 24 types of input cards. It is assumed that Section A.ll has been studied. A number of general rules dealing with card preparation are listed first.

 Each card type is identified by an integer as indicated in the LISTING BY CARD TYPE below. The first number to appear on every input card must be this card identification number.

2. With the exception of Card 23 and Card 24, the input cards may appear in any order in the input stream.

Card 23 and Card 24 must <u>always</u> appear in the input stream.
 All other cards are optional.

4. Card 24 must <u>always</u> be the last card in a particular set of input cards and it must always be preceeded by Card 23. Note that the input stream may contain more than one set of input cards; in this case Rule 4 applies to each set.

5. On most card types three integers are punched following the card type number. The cards for which this is true are identified in the listing by a list of parameter names, each beginning with "Q", immediately following the Card type. These numbers are parameters used to call the random number generator RANDOM, providing a variate for the job/configuration characteristic defined by the card type. The parameter names are the variable names to which the integers on a particular card will be assigned by the input procedure READER; they are lised to aid in associating this text with the program listing in Appendix C. As will be discussed shortly, the third parameter may



sometimes be omitted, depending on the distribution desired from RANDOM. These cards have the format <card type><Parm1><Parm2><Parm3>, where at least one blank must appear between each field. The formats for the three card types which contain data other than parameters for RANDOM are explained in the listing.

6. Whatever the format, the space on the card after the last number is not scanned by the program (but remember that <u>every</u> number for the program is followed by at least one blank) and may be used for comments that identify the card contents. This practice is particularly encouraged for Cards 23 and 24 since the order in which these cards appear is significant.

7. When reading the card descriptions below, remember that the Q-variables shown are parameters for RANDOM whereas the comments following the Q-variables apply to the variates returned from RANDOM. Thus making QIP1 larger does not guarantee higher priorities for FINT jobs; one must look at RANDOM (see Section A.12) to determine the effects of such a change.

## LISTING BY CARD TYPE

-Card 1: FINT job priority (QIP1, QIP2, QIP3). Larger numbers imply higher priorities; FIFO within a priority.

-Card 2: FINT job memory requirement (QIM1, QIM2, QIM3). This parameter is to be used with a user-implemented core allocation routine; it does not affect the operation of the basic simulator.

-Card 3: FINT job CPU time (QIC1, QIC2, QIC3). Total CPU time requirement in milliseconds.

-Card 4: FINT job I/O type (QII1, QII2, QII3). Defines which of . the four I/O "devices" will be used by each FINT job.



-Card 5: FINT job interarrival time (QIA1, QIA2, QIA3). The time between FINT job interrupts.

-Card 6: Number of FINT job I/O requests (QIN1, QIN2, QIN3). Determines the number of I/O requests each FINT job will make during its life in the simulator.

-Card 7: FFREQ job priority (QFP1, QFP3, QFP3). Larger numbers have higher priority, FIFO within a priority.

-Card 8: FFREQ memory requirements (QFM1, QFM2, QFM3). This parameter is to be used by a user-implemented core allocation routine; it does not affect the operation of the basic simulator.

-Card 9: FFREQ CPU time (QFC1, QFC2, QFC 3). Total CPU time requirement in milliseconds.

-Card 10: FFREQ I/O type (QFI1, QFI2, QFI3). Determines which I/O "device" each FFREQ job will use.

-Card 11: FFREQ interarrival time (QFA1, QFA2, QFA3). This is a dummy parameter in the basic simulator since FFREQ jobs are restarted by the system as rapidly as they exit.

-Card 12: Number of FFREQ I/O requests (QFN1, QFN2, QFN3). Defines the number of I/O requests each FFREQ job will make during its life in the simulator.

-Card 13: This card contains from 8 to 18 integers, depending on the configuration of the system. The numbers, in order, are:

13- The card type for this card.

QGTLIM (RUNTIME LIMIT) - The global time (milliseconds) at which the run is to terminate.

QCP - The number of central processors in the configuration. 1 to 10 inclusive.



QIOS- The overhead, in milliseconds, to be associated with returning to normal operation after an I/O interrupt. QIOF- The output level (see Section A.13) desired. O to 3 inclusive.

QTSL(I)- This entry comprises a series of integers, one for each CPU, which indicate the time-slice size associated with the corresponding CPU. There are QCP of these parameters. Note that the user is specifing on Card 13 the actual numbers that will be used in the simulation. In order to override any one of the defaults for these parameters the user must prepare a card containing

all of the above Card 13 entries.

-Card 14: Background job priority (QP1, QP2, QP3). Larger numbers have higher priority, FIFO within a priority.

-Card 15: Background job memory requirement (QM1, QM2, QM3). This parameter is to be used by a user-implemented core allocation routine; it does not affect the operation of the basic simulator.

-Card 16: Background job CPU time (QC1, QC2, QC3). Total CPU time requirement in milliseconds.

-Card 17: Background job I/O type (QI1, QI2, QI3). Determines which I/O "device" each background job will use.

-Card 18: Background job interarrival time (QA1, QA2, QA3). Time between initiation of successive background jobs.

-Card 19: Number of background job I/O requests (QN1, QN2, QN3). Determines the number of I/O requests each background job will make during its life in the simulator.

-Card 20: I/O Type 1 processing time (QIO11, QIO12, QIO13). These parameters specify the distribution to determine the time to process I/O operations of type 1.

-Card 21: I/O Type 2 processing time (QIO21, QIO22, QIO23). Same as above for I/O type 2.

-Card 22: Statistics interval specification. This card contains, after the card number, a series of integers which will be interpreted as the global times at which the user desires to call procedure STAT. The series is arbitrarily long and must end with a zero. The times need not be in increasing order. Statistics always reflect cumulative values; it is not possible to reset the statistics gathering machinery during a run.

-Card 23: Output Control - This card and as many following cards as required contain a series of integers which tell the program at what global times the user desires certain output called flagged output to be printed (c.f. Section A.13).

-Card 24: Run Termination Card - The first non-blank character after the card number must be an integer. If this integer is 1 the program will assume that another complete set of input parameters follows, the entire simulator will be reset, the another run with new parameters will commence. If this integer is not 1 the program will halt.

\*

APPENDIX E. SAMPLE OUTPUT

1=>UNIFORM....2=>EXPONENTIAL...3=>NORMAL...4=>EMPIRICAL...5=>CONSTANT

	2			5			17) 1								FFRQIOT		0	0	0	0	0
	IOTYPE(4)			IOTYPE(10)			5303   IOTYPE(17)				4				R FFRQCPU		0	0	1	0	c
	100 0			100 0			1 1000 5				FREQ FOR FFREQ				FFRQPRI FFRQCOR IOTYPE2		0	0	0	0	0
	4E(3) 5	1 0		ме ( 9) 5	1 0		CPUTIME(16)	3			0/H 75				FI NTNOR IOTYPE1		0	0	0	0	0
	0   CPUTIME(3)	ŝ		0   ICPUTIME(9)	5		0 11 CPU	2			11/0 RELEASE (				V FINTARV V BACKNOR		0	102 (	0	0	0
	20	REQUESTS(6)		20	REQUESTS(12)		60	REQUESTS(19)	50 0		0/H 50 HI			ŝ	U FINTIGT IOT BACKARV	0	6 0 IFLG	0 IFLG	2 0 IFLG	202 0 IFLG	0 1 IFLG
	E(2) 5	O IINO OF P		(E(8) 5	0     NO OF		CORE(15) 5	0 IIND OF	21) 5	0 NCARD 13	II/O SETUP O			. LEVEL(13)	COR FINTCPU (CKCPU BACKIOT *****	0	Ċ	1	4		250
	0    CORE(2)	250		0 11 CORE (8)	2		5 1100	500	0 111072(2	ATI	CPUS 2			1 OUTPUT	NTPRI FINT BACKCOR BA *********	500		500	0 0 0 0	000	800 0
JOB PARAMETERS	5 . 5	/AL(5) 5	JOB PARAMETERS	5 4	/AL(11) 5	PARAMETERS	1 1	/AL(18) 5	100	CONFIGUR	5000 IND DF CPUS	0	001 001	ARM (23)	JT IONS: FI JR BACKPRI ************	JOBSTART:	CFLG MAP:	500 102 CFLG	152 CFLG	ZOZ CFLG	GETCPU: 250 CFLG
FIXED INTERVAL JOB PARAMETERS	PR IOR ITY ( 1 ) 2 0	I I ARRIVAL INTERVAL(5)	FIXED FREQUENCY JOB	11 PRIORITY (7) 3	I ARRIVAL INTERVAL (11	BACKGROUND JOB PARAMETERS	PR   OR   TY( 14) 1 4	I ARRIVAL INTERVAL(18)	111011(20) 5	******	IRUNTIME LIMIT	IINTERRUPT MASK	ITIME SLICES:	IIINITIAL 1/0 PARM(23	DEFAULT DISTRIBUTIONS: FINTPRI FINTCOR FFRQARV FFRQNOR BACKPRI BACKCOR BACKCPU ************************************		OVRLAP:	RFLCPU: OVRLAP:	OVRLAP:	OVRLAP:	OVRLAP:

•



	0	o	C	0	0	0	0	0	0			0	0	0	0	X X 2 U X X X X X X X X	XX			0	0	0	0
	0	0	0	0	1	1	0	0	0			0	0	0	0		*************************			1	1	1	C
	C	0	0	1	1	o	0	0	0			0	0	0	1	œ				1	0	0	0
800	800 0	0	0	0	0	0	0	0	0	4		0	1 0	0	000	× × × × ×				0	0	0	0
200	77 1 IFLG 501	0 IFLG	0 0 IFLG 3/1	4 00 IFLG	427 O IFLG		O IFLG	500 0 IFLG 801	503 I, IFLG	500 001 500	552 4	1 1 1FLG 600	1 IFLG 502	1 0 IFLG 603	502 502	501 X X X X X X X X X X X X X X X X X X X			653	700 IFLG	0 IFLG	0 IFLG 100	750 0 IFLG
500 500	501 1 501		0 100	601 0	0 100	0000 E01	0 8 01	801 801	1 <sup>1</sup>	800 <sup>1</sup> 501 501	502	801 0 E07 0	502	502 1			1		**************************************	I B 11		0, 200	1 502
MAP: 6 CPUTOT ARE: JOBSTART:	GETCPU: 277 CFLG MAP:	350 CFLG	377 CFLG	400, CFLG	427 CFLG	450 CFLG	477 CFLG JOBSTART:	GETCPU: 500 CFLG 4005 AAP:	GETCPU: 503 CFLG	& CPUTOT ARE: & CPUTOT ARE: JOBSTART:	GETCPU: RFPQ:	801 600 CFLG	600 CFLG MAP:	1 603 , CFLG	650 <sup>10</sup> čFLG MAP:	*****			张并探来我来这来来来来来来来来来来来来来来来来去去去去来来来来? 第10:	653 CFLG RELITIO	700 ČFLG	730 CFLG	703 CFLG 10:
FXIT JOBID	OVRLAP:	RELCPU: DVRLAP:	KELCPU: OVRLAP:	OVRLAP:	OV RL AP:	OVRLAP:	OVRLAP:	OVRLAP:	OVRL AP:	FXIT J0810 EXIT J0810		RFLCPU: Ovrlap:	OVRLAP:	RELCPU: DVRLAP:	OVRLAP:	200222222222222222222222222222222222222		0	****	OVRLAP:	OVRLAP:	NVRLAP:	OVRLAP:

## APPENDIX F. RANDOM NUMBERS

The purpose of this Appendix is to describe the methods used by the program to produce random variates for the simulation and the statistical tests performed on these generators. See Ref. [10] for more details on the first three of these routines.

Uniform (a,b) routine: The Uniform generator uses a multiplicitive congruential method to produce random numbers in the interval (0,1). These numbers are then scaled into the desired interval (a,b). The uniform generator was subjected to the frequency test in the interval (0,1). Ten sub-intervals were used with sample sizes of 100, 300 and 500. A 95% confidence interval was placed around the mean for each sample size. The results of these tests are tabulated below. Chi squared(9) equals 16.919 at the 95% confidence level.

Sample Size	Sample Mean	Interval	Chi Sq.
100	.50231	.484516	6.5999
300	.50744	.489511	2.5999
500	.50248	.493507	2.4400

Exponential (MU) routine: The exponential generator uses the inverse transform method to produce exponential variates of arbitrary mean. This routine uses U(0,1) variates from the Uniform routine above. The exponential generator was tested with the frequency test in 20 intervals. Sample sizes of 500 and 1000 were run; the theoretical mean was 1.0. Chi squared (19) is 10.117 at the 95% confidence level.

Sample Size	Sample Mean	Sample Std Dev	Chi Sq
500	.9932	.9873	6.781
1000	.9973	.9951	7.376



Normal (EX,VAR) routine: The Central Limit Approach is used to produce these variates. Twelve U(0,1) variates from the Uniform routine are used to produce each Normal variate. The N(0,1) distribution was tested with the frequency test; sample sizes of 500 and 1000 with 20 sub-intervals were tried. Chi squared(19) is 10.117 at the 95% confidence level.

Sample Size	Sample Mean	Sample STD Dev.	Chi Sq.
500	.0542	.9762	20.598
1000	.0233	1.0039	24.487

Judging from the frequency histogram, the normal curve produced by this routine has irregularities at about  $\pm$  l sigma from the mean. These results indicate that the normal generator is statistically deficient.

Empirical routine: To determine an empirical variate, the generator first draws from U(0,1). This number is then used to interpolate into the table as described in Section A.12 in Appendix A.

Constant routine: This code segment simply returns a real-valued constant which was provided by the user.

The tests done on the random variate generators are minimal. Real statistical significance of results should not be counted on from these generators. Serial correlation tests should by performed on all generators. Larger sample sizes should be tested. Although the method used to produce normal variates is admittedly approximate, the deviation from the theoretical results indicated in the above table casts doubt on the validity of the U(0,1) variates from the Uniform routine; consequently, these should be double-checked. It is recommended that

-

the normal generator be completely replaced. The user should not rule out the possibility that variate generators are available as library routines and could be used by the simulator.

### APPENDIX G. STATISTICAL CALCULATIONS IN PROGRAM OUTPUT

This Appendix describes in detail the calculations performed by procedure STAT at each call. These calculations lead to the statistical output of the program. Each entry in this Appendix begins with the exact identifying phrase that appears in the output (see Appendix E).

-Global Time (Msec): A direct printout of GTIME at the time of the call to STAT.

-Total Jobs Completed: Each time EXIT is called, it increments a job counter (JOBTOT). This statistic is a direct printout of JOBTOT. EXIT also maintains job counters by job type; these counters are printed out with the labels "FINT", "FFREQ", and "BACKGROUND".

-Total CPU Time Used, Msec.: Each time GETCPU procures a processor for a job and creates a RELCPU block for that job, it adds the job's processing time to CPUTOT. If the job is interrupted, an appropriate amount is subtracted from CPUTOT. The statistic is a direct printout of CPUTOT.

-Total I/O Time, Msec.: Each time IO does an I/O operation for a job, the I/O time is added into IOTIME. The printed value is IOTIME.

-CPU Utilization,%: GTIME is multiplied by the number of CPUs to obtain total available processor time. This is divided into CPUTOT, rounded to the nearest one-tenth of one percent, and the result is printed.

-Total I/O-CPU Overlap, Msec.: I/O-CPU overlap is accumulated by the special procedure OVRLAP, which is called every time the state of any I/O device or any CPU changes. See Appendix C for details on the operation of OVRLAP. Its accumulator is printed out directly. Note

that overlap as defined here occurs at any point where at least one CPU is busy at the same time that at least one I/O device is busy. Four I/O devices are assumed to be on-line, even though only two time distributions are shared among them.

-Percentage Overlap: Overlap time is divided by CPUTOT; the result is rounded to the nearest hundreth of one percent and printed.

-Average Turnaround Time, Msec.: Each time EXIT is called, the routine computes the difference between GTIME and the time of entry of the calling job and accumualtes this quantity in ATAT. The time of entry is obtained from the calling job's table. ATAT is divided by JOBTOT and the result is printed out.

-Variance (Turnaround): Each time EXIT is called it accumulates in SSQTT the square of the difference between GTIME and the time of entry of the calling job. The variance in turnaround time is computed as (JOBTOT\*SSQTT-ATAT\*\*2)/(JOBTOT\*(JOBTOT-1)) and printed.

-Throughput, Jobs/Min: JOBTOT is divided by the number of minutes in the run so far; this number is rounded to the nearest integer and printed.

-Total Number of FFREQ Slips: At the end of each second, procedure SPEC is called. This procedure computes the difference between the required number of completions (QFF) and the actual number of completions of FFREQ jobs. This difference is accumulated in FFSLIP and printed.

-Max Slip: The maximum slippage for FFREQ jobs over all 1-second intervals in the run is maintained in MAXFFSL and printed.

-Total Number of FINT Slips: A FINT slip occurs any time a FINT job gets removed from its processor and sent to the RFPQ. RFPQ accumulates these occurances in FISLIP and its value is printed by STAT.

-RFPQ-Avg No. Enqueued Jobs: Before every change in the length of any queue, the queueing routine accumulates in RFJS of IOJS the product of queue length and length of the interval since the last change. This sum is adjusted for the job-seconds accumulated from the last length change to the present time, divided by GTIME in seconds, and printed out. The value of RFJS or IOJS is then reset to its value at the last length change, in case STAT has been called in the middle of a run.

-\*Sample Avg: Every 100 msec. procedure SAMPLE samples the RFPQ and IOWH queue lengths and accumulates these quantities and their respective squares in SIGR, SIGI, SSQR, and SSQI. Procedures RFPQ and IOWH record the total number of jobs which ever enqueue in either queue; variables RJOBS and IJOBS hold these numbers. SIGR is divided by RJOBS and the result printed to produce this cross-check on average queue length.

-\*Sample Variance: The quantities explained above are combined according to the formula (RJOBS\*SSQR-SIGR\*\*2)/(RJOBS\*(RJOBS-1)) and printed.

-\*Avg Wait Time, Msec: Accumulated job-seconds are divided by the total number of jobs entering the queue; this value is printed.

The last four quantities are also computed and printed out for the IOWH. Starred quantities are printed only if the number of jobs queued at the time of the STAT call is greater than 1.

STAT also prints, at Output Level 3 (See Section A.13 of Appendix A), the contents of the RFPQ, IOWH and Event List (along with the number of the task or utility procedure to be called by SCHEDULES).

## APPENDIX H. DEFAULT PARAMETERS

This Appendix lists the values that parameters will be given by the program if no input cards are supplied. Unless otherwise noted in the listing, all default distributions are constants.

Priority 5 CPU Time 100 msec Core 20 2 I/O Type Arrival Time 250 msec No. of I/O Requests 1 Fixed Frequency Jobs Priority 4 CPU Time 100 msec 20 Core 3 I/O Type Arrival Time 2 msec No. of I/O Requests 1 Background Jobs U(1,5)Priority **CPU** Time U(1000, 5000)60 Core · I/O Type U(1,4)Arrival Time 500 msec. No. of I/O Requests 3

Fixed Interval Jobs



Configuration

Total Run Time	5000 msec (simulated)
No. of CPUs	2
I/O Setup O/H	50 msec
I/O Released O/H	75 msec
FFREQ Completion Frequency	5 jobs/sec
Time Slices	100 msec
I/O Type l	100 msec
I/O Type 2	50 msec
Output Level	2
IOF	1
Interrupt Mask	O (interrupts on)

#### BIBLIOGRAPHY

- 1. Ahrens, J.H., and Dieter, U., "Computer Methods for Sampling from the Exponential and Normal Distributions," <u>Communications of the</u> <u>ACM</u>, v. 15, p. 873-882, October, 1972.
- 2. University of Michigan Computer Center, Time Sharing Supervisor Programs, by M.T. Alexander, May, 1969.
- 3. Aron, J.D., "Real Time Systems in Perspective," <u>IBM Systems</u> Journal, v. 6, p. 49-67, 1967.
- Computer Science Department, Stanford University, <u>Algol W.</u> (Revised), by H.R. Bauer, S. Becker, S.L. Graham, and E. Satterthwaite, September, 1969.
- 5. Burroughs Corporation, B5500 SIMULA: Users Manual, November, 1968.
- 6. Digest of Papers for the Sixth Annual IEEE Computer Society International Conference, September, 1972.
- 7. A/S Regnecentralen, <u>RC4000 Software Multiprogramming System</u>, edited by P. Brinch Hansen, February, 1971.
- Lampson, B.W., "A Scheduling Philosophy for Multiprocessing Systems," Communications of the ACM, v. 11, p. 347-360, May, 1968.
- MacDougall, M.H., "Computer Systems Simulation: An Introduction," Computing Surveys, v. 2, p. 191-209, September, 1970.
- Naylor, T.N., and others, <u>Computer Simulation Techniques</u>, p. 43-102, John Wiley and Sons, 1966.
- 11. Naval Ordnance Systems Command Contract No. N0017-70-C-4448, <u>Technical Report on General Requirements for a Standard</u> <u>Ordnance Executive</u>, by Systems Consultants, Inc., 1050 31st St. N.W., Washington, D.C. 20007, 12 August 1971.

# DISTRIBUTION LIST

		No. of Copies
1.	Defense Documentation Center Cameron Station Alexandria, Virginia 22314	2
2.	Library, Code O212 Naval Postgraduate School Monterey, California 93940	2
3.	Professor G.L. Barksdale, Jr., Code 72 Bv Computer Science Group Monterey, California 93940	1
4.	LT William C. Regmund 612 Zoe Street Houston, Texas	1

Security Classification				
DOCUMENT CONTI				
(Security classification of title, body of abstract and indexing a	annotation must be e	And in case of the local division of the loc		
GINATING ACTIVITY (Corporate suthor)		Unclassified		
aval Postgraduate School		26. GROUP		
onterey, California 93940				
PORT TITLE		I		
Operating System Model for Real-Time A	pplications			
SCRIPTIVE NOTES (Type of report end Inclusive dates)				
Ister's Thesis; December 1972				
lliam Charles Regmund, Jr.				
Triam charles Regimuna, or.				
ORT DATE	74. TOTAL NO. OI	PAGES	76. NO. OF REFS	
cember 1972	82		11	
NTRACT OR GRANT NO.	98. ORIGINATOR'S	REPORT NUME	3ER(\$)	
ROJECT NO.				
•	A OTHER REPOR	T NOISL (Apy of	her numbers that may be satigned	
	this report)		nor numbere hist hay be seengied	
STRIBUTION STATEMENT	L	················		
proved for public veloces, distuituuti				
proved for public release; distribution	uniimitea.			
PPLEMENTARY NOTES	12. SPONSORING			
		tgraduate.		
	Monterey,	Californi	a 93940	
STRACT	J			
The basic organization of an operat	ing system i	s often ob	scured by the	
riad details of a particular implementa	tion. In an	y context	where the conceptual	
havior of such systems is of interest, nd some device which is transparent to	it is theref	ore desira	ble to have at	
tails. The purpose of this work is to	develop such	a device	in the form of a	
pical model of certain operating system	functions.	In order	to test the utility	
this model, it is translated into a con	mputer simul	ation prog	ram. Since operating	
stems for real-time applications are of	particular	interest h	ere, some features	
real-time systems that are built into	the computer	model are	discussed. Finally,	
me applications of the program, and thus	s of the log	ical model	, are suggested.	
	ANALY PROPERTY OF			

81

.



#### Security Classification

KEY WORDS		LINKA		LINK B		LINK C	
		ROLE	₩т	ROLE	WT	ROLE	WΤ
	χ.						
Multiprocessing							
Operating System Model							
Simulation							
Real-Time							
Resource Scheduling							
					1		
			Λ				
•							

•

•

82

-

ŀ



22 APR75 19 VAV 77 8 AUG 77 22957 23631 24414 24740 Thesis 141760 R295 Regmund c.1 An operating system model for real-time applications. 22 APR75 22957 19 MAY 77 B AUG 77 24414 24740 141760 Thesis R295 Regmund c.1 An operating system model for real-time applications.

