

**Calhoun: The NPS Institutional Archive** 

**DSpace Repository** 

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1984-06

Using the Control System Design Environment in the design of a data link receiver unit for the Coast Guard HH-65A helicopter.

Fox, F. Sutter

Monterey, California. Naval Postgraduate School

https://hdl.handle.net/10945/19606

This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library



43.943





# NAVAL POSTGRADUATE SCHOOL

Monterey, California



## THESIS

USING THE CONTROL SYSTEM DESIGN ENVIRONMENT IN THE DESIGN OF A RECEIVER UNIT FOR THE COAST GUARD HH-65A HELICOPTER

by

F. Sutter Fox

June 1984

Thesis Advisor:

Alan A. Ross

Approved for public release; distribution unlimited T217403



SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Substite) Using the Control System Design Environment in the Design of a Receiver Unit for the Coast Guard HH-65A Helicopter		s. TYPE OF REPORT & PERIOD COVERED Master's Thesis June 1984
F. Sutter Fox		8. CONTRACT OR GRANT NUMBER(*)
Naval Postgraduate School Monterey, California 93943		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School		June 1984
Monterey, California 93943		13. NUMBER OF PAGES 165
14. MONITORING AGENCY NAME & ADDRESS(If different	t from Controlling Office)	Unclassified
		15. DECLASSIFICATION/DOWNGRADING SCHEDULE

16. DISTRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited

17. DISTRIBUTION STATEMENT (of the abetract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES

19. KEY WORDS (Continue on reverse elde if necessary and identify by block number)

Computer-aided design, Data Link Receiver, Control System Design Environment, Microprocessor Controller Device

20. ABSTRACT (Continue on reverse elde if necessary and identify by block number)

This thesis is an attempt to prove the value of the Control System Design Environment by designing a shipboard or ground-based data link receiver to communicate with the data link installed in the Coast Guard HH-65A helicopter. The Control System Design Environment was intended to allow a designer to use a high-level language to describe the required inputs and outputs of a system. This high-level language, the Control System Design Language (CSDL) is translated into a list of primitives by a Pascal (Continued)



## ABSTRACT (Continued)

program, CSDL.PAS. The primitive list is then compiled into assembly language by a FORTRAN program, NEWCSDL.FOR. The final output includes the hardware and software lists to build a controller that meets the designer's specifications. This particular project includes a project design much more ambitious than any previously attempted in the Control System Design Environment.



Using the Control System Design Environment in the Design of a Data Link Receiver Unit for the Coast Guard HH-65A Helicopter

by

F. Sutter Fox
Lieutenant Commander, United States Coast Guard
B.S., United States Coast Guard Academy, 1971
M.B.A., Roosevelt University, 1977

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June 1984 The 13

#### **ABSTRACT**

This thesis is an attempt to prove the value of the Control System Design Environment by designing a shipboardor ground-based data link receiver to communicate with the data link installed in the Coast Guard HH-65A helicopter. The Control System Design Environment was intended to allow a designer to use a highlevel language to describe the required inputs and outputs of a system. This high-level language, the Control System Design Language (CSDL) is translated into a list of primitives by a Pascal program, CSDL.PAS. The primitive list is then compiled into assembly language by a FORTRAN program, NEWCSDL.FOR. The final output includes the hardware and software lists to build a controller that meets the designer's specifications. particular project includes a project design much ambitious than any previously attempted in the Control System Design Environment.



## TABLE OF CONTENTS

I. INTRODUCTION	7
II. DATA LINK RECEIVER SPECIFICATIONS	11
III. CSDL DESIGN	30
IV. IMPLEMENTATION	42
V. CONCLUSIONS AND RECOMMENDATIONS	51
LIST OF REFERENCES	54
APPENDIX A-CSDL PROGRAM	56
APPENDIX B-CSDL PROGRAM (REVISED)	63
APPENDIX C-CSDL.PAS OUTPUT (PRIMITIVE LISTING)	70
APPENDIX D-NEWCSDL.FOR OUTPUT LISTING (SOFTWARE)	82
APPENDIX E-NEWCSDL.FOR OUTPUT LISTING (HARDWARE)	131
INITIAL DISTRIBUTION LIST	165



#### ACKNOWLEDGEMENTS

I wish to acknowledge the help and advice of my thesis advisor, Lieutenant Colonel Alan A. Ross, U.S. Air Force, and my second reader, Captain Bradford D. Mercer, U.S. Air Force. My special thanks and appreciation go to my wife, Bonnie, my son, Darryl, and my daughter, Laurel. Their concern, patience, and support were invaluable to me in my time at the Naval Postgraduate School.



#### I. INTRODUCTION

design of electonic equipment, including microprocessor-controlled equipment, has traditionally been a and money consuming proposition. The design must be worked out manually and paper-tested, changes improvements made, and more paper-testing performed. it appears that the design is feasible, one or prototypes are built and tested. Building prototypes is expensive because they are labor-intensive and fail benefit from economies of scale. The use of computer aided design (CAD) has become more prevalent in many design applications in recent years because of these reasons. One such design and is the Control System Design Environment proposed by Matelan [Ref. 1] and implemented by Ross [Ref. 21.

The Control System Design Environment makes use of the Control System Design Language (CSDL). This high-level language provides the user with a method to describe the inputs and outputs of a controller and specify time constraints for completion of the required tasks. A translator program takes the CSDL problem statement written by the user, tests the syntax, and then generates symbol and variable tables. It also translates the CSDL statements



into a format called the primitives list with the associated parameters and selection criteria. The primitives are used as macro calls to the realization libraries. These libraries are based on families of microprocessors. The original library built by Ross consisted solely of the Intel 8080 family. Recent additions to the realization libraries include the Zilog Z80 by Smith [Ref. 3] and the Intel 8086 by Cetel [Ref. 4].

family of microprocessors is chosen for implementation by the designer and noted in the description. A solution is attempted and if it fails, another family is chosen and another solution is tried. If all families fail, the failure is reported to the user. When there is a success, software is generated to support the hardware, and monitor code is output for the overall control of the system. The automation of these functions makes it possible to rapidly and inexpensively design, build, and test prototypes. The ability to describe the functional specifications of a control process high-level language and let the CSDE provide output in form of hardware and software design can greatly simplify the work involved and thus lower the cost of producing working prototypes.

The application of the Control System Design Environment (CSDE) to the design of hardware and software for controller applications has been explored by a number of



researchers since Ross first designed CSDL. Some of those who have contributed to CSDE include Carson, Cetel, Heilstedt, Pollock, Riley, Sherlock, Smith, Walden, and Woffinden. Their accomplishments and contributions are all recorded in their respective theses. [Refs. 5-13]

The goal of this thesis is to attempt a validation of the Control System Design Environment. This will be accomplished by using CSDE to design a microprocessor-based data link receiver for the data link to be installed in the Coast Guard HH-65A helicopter. Since CSDE was designed to produce process controllers, the production of a data link receiver will demonstrate the flexibility of the Control System Design Environment to handle additional and more complex types of problem descriptions beyond those considered in the original design of CSDE.

This project is a departure both in size and scope from any previous attempt at using the CSDE system. Several researchers have used CSDE to design controllers. Pollock used CSDE to design a fuel injection system for an automobile in 1981 [Ref. 14]. Heilstedt designed digital filters using CSDE in 1983 [Ref 15]. The latest CSDE design is an automatic start sequencer for a jet engine performed by Riley in 1984 [Ref. 16]. The design of a microprocessor-based data link receiver is a much more ambitious application than any of these previous works. It requires the movement of strings of data throughout the system while



watching for keyboard input from an operator. The goal of the project is concerned with the use and abilities of the CSDE and not with producing a working prototype of a unit that will function according to Coast Guard requirements. The data link receiver will be a subset of and not a complete implementation of the Coast Guard requirements and specifications as outlined in the next chapter.



### II. DATA LINK RECEIVER SPECIFICATIONS

Development of systems, including computer systems, can be costly due to the time and effort required to design, build, and test prototypes. The use of the Control System Design Environment can dramatically reduce the time and effort involved in designing a microprocessor system and in producing the associated software. The cost of a system is spread over the number of items produced, and in general, prototypes are produced in small, and thus expensive, quantities. The automation of the design of hardware and software promises to greatly reduce the cost of the design and prototyping portions of new systems development, especially those systems that will be produced in small

An example of a system currently under development was chosen for an implementation under CSDE for this thesis. The U.S. Coast Guard is presently acquiring a new helicopter, the HH-65A. One of the features of the aircraft avionics suite is a data link transceiver which will automatically send and receive flight information data. Unfortunately, there is no compatable transceiver available for use aboard Coast Guard cutters or at air stations. The potential contributions to a wide range of Coast Guard



missions, not to mention the safety of flight ramifications,
make automated communications between Coast Guard
operational units via data link extremely desirable.

It is virtually impossible today for the U.S. Guard to conduct truly covert law enforcement operations with helicopters deployed aboard cutters or based Safety procedures call for a number of emitters to be employed for the duration of the flight. A properly smuggling operation can gain considerable equipped intelligence against the Coast Guard, particularly from voice communications. Voice communications are notoriously susceptible to monitoring with any of a number of relatively inexpensive scanners available in the electronics market. Making such communications protected or secure can deny the smuggler the information contained in the transmissions, but it cannot conceal Coast Guard presence during the critical preliminary search. A system is needed that will allow the passing of safety and other important data between a helicopter and its cutter or air station and, at the same time, lend a higher degree of covertness to the operation. Since the new HH-65A helicopter is being built with a data link capability installed as part of its avionics package. an opportunity to conduct covert law enforcement operations with cutters or air stations. Since the data link can send position and operations information automatically using preselected time periods, the pilots are



relieved of one more duty that distracts from the mission accomplishment.

From the pilots' point of view, a data link capability means that their attention need not be diverted from the normal scan of aircraft instruments, the airspace around the helicopter, and the water or ground over which they are searching. The onboard computer system does many of the navigation functions automatically and, with the installation of data link capability, can make the required operations reports to the controlling Coast Guard unit. a typical mission the aircrew must monitor the UHF and/or HF radios for communications with their controlling unit, the VHF-AM radio for normal communications with FAA facilities and other aircraft, and the VHF-FM radio for communications with vessels. Thus, the pilots must monitor up to four different radios simultaneously while communicating with other members of the aircrew over the internal (ICS). These communications communications system requirements tax the concentration of the aircrew and contributes to their fatigue. The data link can relieve the crew of one duty while enhancing the security of the flight operation.

The Coast Guard Office of Operations sent a memorandum to the Office of Research and Development in June 1983 requesting development of a shipboard version of the data link. The performance standards and specifications listed in



that request have been used as a basis for the functional specifications for the CSDE implementation of this thesis project.

The performance standards and criteria outlined in the request for support specified a "shipboard version of the data link built into the HH-65A helicopter". This language does not reflect the possible use of the data link at a Coast Guard Air Station. This thesis will assume that the design of shipboard equipment will be more than capable of working ashore as well as at sea.

It would be possible to use a commercially available microcomputer for this project. Writing the assembly language software to drive that system would not be too difficult. This approach, however, would provide a software engineering problem without adding anything new to the knowledge base of computer—aided design. It is far more enlightening to attempt the project through the use of CSDE in order to reduce design costs for new systems.

The goal of this project is concerned with the use and abilities of the CSDE and not with producing a working prototype of a data link receiver unit that will function according to Coast Guard requirements. The data link receiver designed using CSDE will be a subset of and not a complete implementation of the specifications listed by the Office of Operations. Because of this, there will be no



effort to fully meet the performance requirements specified in the request for support.

The following is a listing of the requirements and performance standards as stated in the request and describes how each will be addressed in this project.

The data link receiver system:

1. Must operate on all frequencies (selectable)

from HF to UHF (30.000-3**9**9.975 MHz).

Comment: This is outside the scope of the thesis work and will be assumed to have been met.

The point of this thesis is not the solution of interfacing problems with the radio transmitters.

2. Must be compatible with the AN/ARC-182 transceiver on the HH-65A helicopter.

Comment: This is outside the scope of the thesis work for the same reasons as cited in the paragraph above and will be assumed to have been met.

3. Must be compatible with data link system presently installed in the HH-65A. This system, manufactured by Collins, operates at a 300 baud rate with data burst.



Comment: This is central to the design but little information was available for use in this thesis. The details will be addressed later in this section.

4. Must be of the smallest size and weight practicable for installation in CIC/CSC on all flight-deck equipped cutters, up to 200 feet from transceiver and antenna. A remote readout for the pilothouse is extremely desirable.

Comment: The small size and weight should follow from an efficient design. The installation aboard cutters will be assumed as will the solution regarding the distance between transceiver and antenna. The remote readout requirement will not be addressed. It is expected that the addition of a remote readout will be relatively simple when the system design is complete.

5. Must be capable of automatically tracking and polling at least three aircraft in sequence at selective time intervals from 5-30 minutes, and must be capable of manually polling an aircraft data link.

Comment: These requirements will be met in full.



6. Must be capable of providing an automatic response to an aircraft interrogation. This response would give the cutter's position by the best electronic navigational aids available and would provide for data verification, as in the HH-65A system.

Comment: The acknowledgement of a message receipt and the reply with a position will be met. Provisions for manual input of navigation information for use with a stationary receiving unit (an air station) will be included. This will also mean that manual input will be possible aboard a cutter if the electronic navigational aids become unusable. The data verification will not be included for reasons stated later.

Attempts to acquire the actual protocols for the communications and the technical specifications for the data link equipment installed in the HH-65A helicopters failed. Coast Guard sources could not provide the necessary information. The Collins Government Avionics Division of Rockwell International Corporation, makers of the HH-65A data link, did not respond to requests for the information. The protocols, message formats, and other specifications used in this thesis are estimates of what and how the data



link system should work and not the result of any propproprietary information.

The data link receiver is configured as shown in Figure 1. There are four inputs: from the radio interface unit, the electronic navigation devices interface unit, the clock, and the keyboard. There are four outputs: to the radio interface unit, the video display unit, the printer, and the clock. All inputs to and outputs from the system are digital signals using ASCII code.

There is a pattern of levels of abstraction in this view of the project. At the center is the data link receiver processor designed for this thesis. This processor is responsible for the proper routing of messages to and from memory, calling menus from ROM and sending them to the video display terminal, updating positions, and performing tasks in response to input from the keyboard. It is assumed that there is a radio interface unit that receives and processes all signals. If a message is addressed for this particular Coast Guard unit, then the radio interface unit receives the message, checks the correctness of the message, and sets a flag to tell the data link receiver controller that a message awaits.

The electronic navigation devices are an abstraction for the actual machines that compute the receiver unit's position. These devices may include LORAN-C, OMEGA, navigation satellites, or any other navigation instruments



## DATA LINK RECEIVER




Figure 1



that may be polled by the navigation interface unit. These devices pass their position information to the navigation interface which sets a flag to let the main processor know that a new position has been computed. The system operator may override the automatic polling of the interface unit by the system processor in the event of a malfunction in the navigation instruments. In the case of a shore unit, there is no need for a navigation interface. The operator would manually enter the position of the air station and set the system to prevent the interface being polled in the case where the receiving unit is a shore unit and thus in a constant position. The same method could be used for a ship at anchor when most navigation devices are normally secured. It is essential that the ship's position be sent as often as necessary to keep the helicopter's computer updated.

The third input comes from a clock. The clock is used for time-stamping the positions computed by the navigation devices. This information is passed as part of the acknowledgement messages sent in response to a helicopter's message and also when polling helicopters. The radio interface unit is assumed to have direct access to the clock to obtain the time. The output to the clock from the processor is for setting the date and time and is entered by the operator through the keyboard.

All commands to the system are entered using a keyboard. Menus are provided on the video display unit for



the operator's assistance. Most inputs through the keyboard consist of single keystrokes for the selection of operations as listed in the menu currently displayed. There are several cases where more than one keystroke is required. When an aircraft is logged into or out of the system, the clock is set, or the position of the receiving unit is manually inserted, the operator must enter the appropriate number of characters.

The video display unit may consist of some sort of smart terminal or it may be an interface unit between the main data link processor and the VDT. In either case, the data link receiver's processor need only send certain codes to the video display port. These codes trigger the appropriate actions by which a driver in the video display interface causes the menus to be displayed on the screen. Messages from the helicopters are displayed in a similar manner. This is another advantage of the levels of abstraction. The technology, architecture, and implementation of the device is invisible to the data link receiver processor.

The printer receives its commands and data in a manner similar to that of the video display terminal. It does not receive as much text as the VDT because the menus are not printed. It exists in the system mainly to provide hard copy output of the message traffic during a mission. Should the hard copy not be required or desired, the operator has



only to secure the power switch of the printer. This makes the overall system simpler because there is no need to include an on/off function for the printer in the system.

This approach of levels of abstractions is a reasonable one for several reasons. It would be difficult for CSDE to design a controller that would perform all the requirements of this controller and still be able to meet the required time constraints for each task. The overall system must monitor the airwaves, receive a message, check it for validity, and store it properly not to mention all the other functions required to drive the video display unit, monitor the keyboard for input, and other such tasks.

One criticism of CSDE has been that there is no way to force a design with two CPUs [Ref.17]. CSDE will design a system with two processors when one cannot perform all the functions set forth by the designer within the required time constraints. Nor does CSDE presently allow for more than two CPUs. There are, however, ways around these limitations. The central part of the receiver is designed with the assumption of several "smart" interfaces. These other interface units may also be designed using CSDE as long as the user is careful to specify compatible links between the units. The result is a number of processors integrated into one system much as an operating system or a communications network may be viewed as consisting of layers.



The radio interface will receive messages sent to the particular receiving unit. The message will be tested for completeness and correctness. If the message passes this test, it is held in a buffer and a status flag set. The processor checks the status bit when it polls the radio receiver and if it is set, it reads the message into memory in a serial fashion and passes it to the video display unit and the printer.

The radios, navigation devices, and the keyboard are polled according to the time constraints in the CSDL contingency list. The number of polls of a device per time period vary with the immediacy of the input. For instance, the keyboard will be polled more often than the navigation device. The system must respond to keyboard inputs fast or the operator may become frustrated or think the system is locked up. The position of the unit doesn't change at a fast rate so the position need only be updated every minute or so.

The system will handle at least three helicopters simultaneously. A maximum of ten aircraft may be logged in at any given time. The tail numbers of the helicopters must be logged into the system memory manually by the system operator. The system will receive and process messages from an aircraft not logged in as long as the receiving unit is specifically addressed in the message. It will not,



however, poll any helicopter that is not logged into the system .

The polling of aircraft is done either automatically or manually as selected by the operator. If the polling is on automatic, the operator must select a polling time period from 1 to 30 minutes in duration. The normal reporting period for a Coast Guard helicopter is every 15 minutes. The performance standards and criteria for the system specified periods between five and thiry minutes. A one minute interval was added for closer monitoring of a helicopter during an in-flight emergency or a critical period during a search and rescue case or law enforcement action.

Messages from the helicopters are fixed in format. The messages are received and held in a buffer by the radio interface. While the message is read into memory, it is printed on the video display terminal and on the printer. Messages are acknowledged by the radio interface by sending the position of the receiving unit and the time the position was calculated back to the helicopter. The position is read from the navigation interface by the processor and stored in memory. It is called from memory when needed and passed serially to the radio interface.

A garbled message from an aircraft is not acknowledged. When a message is not acknowledged, the helicopter's data link processor will resend the message



after waiting a random period of time. The message will be sent again and again with random wait times between transmissions until acknowledged. After being sent a certain number of times without acknowledgement, the pilots are notified by a message printed on their VDTs.

If two or more helicopters send messages simultaneously, none will be acknowledged. This contention is not serious since the helicopters will resend their messages after waiting a random period. The messages are short (less than 64 bytes sent at 300 baud) and most cutters operate with only one helicopter at a time. An exception are the five polar icebreakers that normally carry two helicopters. Operations from air stations present the highest probability of contention since they might have two or more helicopters airborne on missions at the same time. The short duration of the messages coupled with the few aircraft generally under the control of one unit plus the random timing for resending a message creates a situation where the contention is self-correcting.

The messages are stored in the same packed form as they are received. When the messages are processed for display, they are filled out with the necessary descriptive enhancements. The overlays or templates for this purpose reside in ROM and are inserted by the video display unit as the messages are displayed on the VDT. The system has the ability to store the last ten messages received in memory.



The protocol of the data link transmissions include the preamble, control data, and information. The preamble and control data sections are used by the radio interface. The information section alone is passed to the processor by the radio interface. The information section of the message follows the format below. The number of characters in each field are shown in parentheses.

- Helicopter number. (From)
   4 digits (1409)
- 2. Ship/ground station identifier. (To)
  4 digits (7184)
- 3. Date and time. (DTG for message numbering)
  12 characters (311545ZMAY84)
- 4. Position time. (This is the time the position was calculated. The time may be local or Zulu, depending on local doctrine).

4 digits (1543)

5. Message type. (Message types include normal position reports, poll response, etc., or mission type such as fisheries patrol, drug interdiction,



search and rescue, etc., and can declare an aircraft
emergency)

1 character (3)

6. Position. (Latitude/Longitude. Format is degrees, minutes, and tenths of minutes followed by N or S for latitude, E or W for longitude; i.e., Lat = ddmmtN, Long = dddmmtW)

13 characters (36429N088321W)

7. Ground speed (in knots).

3 digits (105)

8. Track (in degrees true).

3 digits (220)

9. Fuel (in pounds, less reserve).

4 digits (1200)

10. Wind direction (in degrees true).

3 digits (345)

11. Wind velocity (in knots).

3 digits (022)



- 12. Altitude (in hundreds of feet).
  2 digits (12)
- 13. CRC (cyclic redundancy check. This is used in the radio interface unit but is not read into the processor's memory).

Each field of the message will be complete, that is, each field will use its full number of characters. If the information for a particular field is unavailable for some reason (the failure of an instrument such as the omnidirectional airspeed indicator or lack of an updated position because of loss of LORAN lock on) the field will be filled with blanks (20H). Fields that are short will use blanks (20H) or zeroes (00H) as appropriate to pad the data field.

The format for the examples given above looks like this:

- 31 34 30 39 37 31 38 34 33 31 31 35 34 35 **5**A 4D 41 **5**9 38
- 34 31 35 34 33 33 33 36 34 32 39 4E 30 38 38 33 32 31 57
- 31 30 35 32 32 30 31 32 30 30 33 34 35 30 32 32 31 32

These numbers are hexidecimal representations of the ASCII characters for the numbers and letters used in the examples.



Keyboard inputs provide the operator's control over the system. The input system is simplified to the point where single keystrokes are all that are necessary to invoke different functions. When a keyboard input is detected, the appropriate menu is placed on the video display unit. The operator uses single keystrokes to select and invoke the different system functions. The menus are contained in ROM and are written to the VDT by the video display unit interface. The data link receiver processor sends the appropriate code to the video display unit interface to call the menus to the screen.



## III. CSDL DESIGN

The Control System Design Environment was first proposed by Matelan [Ref. 18] as a method of simplifying the design of process controllers. Ross implemented the Control System Design Language (CSDL) as part of this environment [Ref. 19]. The designer of a controller system describes the inputs and outputs needed and the required response times for different functions. Using this high-level language makes the design of the controller much simpler than it would be without the use of computer-aided design tools.

Some of the syntax rules of CSDL should be mentioned. CSDL programs must be in upper case characters only. Most statements end in a semicolon. The names of functions end with a colon while task names end with a semicolon. The final end statement has no punctuation. Variable names cannot exceed ten characters. Because they are later truncated to six characters, the user should insure that the first six characters in a name are unique. A complete listing of the formal syntax of CSDL is available in Carson's thesis [Ref. 20].

There are five sections to CSDL programs. The sections are Identification, Environment, Contingency List,



and Procedures. The Identification section is simply the name of the designer, the date, and the project name. It is intended to identify the program and does not have any effect when the program is run. It appears in this format:

## IDENTIFICATION

DESIGNER: "SUTTER FOX"

DATE: "05-31-84"

PROJECT: "COAST GUARD DATA LINK RECEIVER"

The second section is the design criteria. This is the portion of the program where the designer can choose the primitive list and processor family for CSDL to use. At present there are three realization libraries. They are based on the 8080, Z80, and 8086 microprocessor families. The format for the design criteria section is:

DESIGN CRITERIA

METRIC FIRST;

VOLUMES 1;

MONITORS 1;

METRIC FIRST refers to the first realization that meets the the timing requirements of the system. Alternatively, the designer may prescribe cost or power as the minimum requirements for the system. VOLUMES refers to the realization libraries in the order they are numbered. Since only one volume was resident when this project was translated, the first (and only) volume was designated. As with the realization volume, there is only one monitor volume for the realization volume, and thus the first (and only) monitor is selected.



design variables are declared in the environment section. The system for the data link receiver produced under CSDL requires a greater number of variables than any earlier attempt at a CSDE controller generation . This will be discussed in more detail later in this chapter. There are three types of variables in a CSDL program. variables are values that are sensed by the controller from outside of the controller processor. The output variables send values outside the controller. The declaration of these variables includes the number of lines necessary between the controller and the outside world the type of technology desired for their design. The third type of variable is the arithmetic variable. Arithmetic variables used in computations within the controller itself. The declarations made in the environment section are analogous to declarations made in a block structured language such as Pascal, Ada, or PL/I. The format of environment section is:

## ENVIRONMENT

INPUT : KEYFLG,1,TTL; KEYCHAR,8,TTL;
MANPOS,8,TTL; END INPUT;

OUTPUT: MENU, 8, TTL; POLL, 8, TTL; MSGVDT, 8, TTL; MSGRCVD, 1, TTL; END OUTPUT;

ARITHMETIC: KEYINMAIN,8; MINTAC,8; NEXTMSG,8; NEXTAC,8; COUNT,8; END ARITHMETIC;



The procedures section is much the same as found in block structured languages. This section contains the high-level descriptions of the arithmetic and data manipulations required to make the system work. There are two types of blocks within the procedures section: functions and tasks. The functions and tasks are always coupled in what are referred to as contingency/task pairs. Each function is evaluated in its turn as set forth in the contingency list. If it is true, its associated task is performed. The requirement that each function have one and only one task creates some problems with programming with CSDL that will be discussed later. An example of a function and a task follows.

```
BINARY, 1;
SENSE (KEYFLAG);
IF KEYFLAG = 1 THEN KEYINMAIN := 1; END IF;
END KEYINMAIN;

TASK KBINPMAIN;
MENU:=0; ISSUE (MENU);
SENSE (KEYCHAR);
IF KEYCHAR = 1 THEN MINTAC := 1; END IF;
IF KEYCHAR = 2 THEN MMSGDSPLY := 1; END IF;
IF KEYCHAR = 3 THEN MLOCATION := 1; END IF;
IF KEYCHAR = 4 THEN MCLOCKSET := 1; END IF;
IF KEYCHAR = 5 THEN MLOGINOUT := 1; END IF;
KEYINMAIN := 0;
```

FUNCTION KEYINMAIN:

FUNCTION KEYINMAIN is called according to the time constraints set forth in the contingency list as described in the next paragraph. The keyboard active status flag is checked by SENSE (KEYFLG). If the flag is set, then the



variable KEYINMAIN is set. Thus, the function is true the associated task KBINPMAIN is performed. This task calls for the video display interface to put the appropriate menu VDT with the statements MENU:=0 and ISSUE (MENU). The menu presents the five selections available to waits for input. Upon pressing a number key and five, the appropriate variable is set to one. from one to Note that the variable is the same name as a function in the CSDL program. When that particular function is tested found to be true, its associated task will be performed. The final line sets the function associated with the task to zero so that it will not be performed again until set. Ιt important in this data link receiver project to insure that no more than one function be set at any given time order to preserve the flow of program control.

The fifth section is the contingency list. In this section the designer lists the contingencies (functions) that occur and the time constraints for performing the associated tasks. This is where CSDL differs greatly from languages that execute in a linear manner such as FORTRAN, BASIC, or Pascal. The timing requirements may be such that some functions are tested several times before another certain function is tested at all. Some procedures (tasks) may be performed every designated time period. The execution of functions and procedures are dependent upon the timing requirements the designer delineates in this section



of a CSDL program. An example for the contigency section is:

## CONTINGENCY LIST

WHEN KEYINMAIN : 100 MS DO KBINPMAIN; WHEN MINTAC : 100 MS DO INTAC; WHEN SMMANUAL : 100 MS DO MANUAL; WHEN SMAUTO :100 MS DO AUTO; WHEN TPOLL :100 MS DO POLLAUTO; WHEN MLOCATION : 100 MS DO LOCATION; WHEN TMLOCATION: 100 MS DO MANLOC; WHEN POSCH :100 MS DO POSUPDATE; WHEN MMSGDSPLY : 100 MS DO MSGDSPLY: WHEN MCLOCKSET: 100 MS DO CLOCKSET: WHEN MLOGINOUT : 100 MS DO LOGINOUT; WHEN TLOGIN : 100 MS DO LOGIN; WHEN TLOGOUT : 100 MS DO LOGOUT; WHEN MSGIN : 100 MS DO MSGSTORE;

Writing code in CSDL is not as easy or convenient as in many high-level languages. There are several factors that can make it a frustrating experience for those who are used to the constructs available in languages such as Pascal, PL/I, and even BASIC. The reader should not judge CSDL too harshly. It should be remembered that the CSDL language was designed for simpler controllers than the one attempted in this thesis.

There are no comments in CSDL other than those enclosed in quotes in the Identification Section. It is widely accepted that commenting within programs makes it easier to maintain those programs. Since most candidates for a CSDE implementation are relatively simple, and since most CSDL programs will be written and implemented in a fairly short time, this may not be a very big problem.



The data link receiver project would normally be a candidate for an interrupt-driven system. As it is presently implemented, CSDL has no ability to design systems that use interrupts.

Since all contingencies and tasks in CSDL must be in a one to one ratio, all the functions and tasks have been placed together in the listing for this data link receiver CSDL program. This makes it clearer for the reader (not to mention the programmer) when perusing the code. There are many menus in this system and the functions and tasks have been named to reflect the fact that some menus are called from other menus. The main menu presents five choices. If, for instance, the operator selects "Interrogate Aircraft", FUNCTION MINTAC is set to 1 (true). FUNCTION MINTAC is paired with TASK INTAC. Functions generally have more letters in their names than their tasks since functions generally have a prefix added to the name of the associated task. TASK INTAC calls up a menu wherein the operator may select a return to the main menu without any function being carried out, or the operator may elect to interrogate the aircraft manually or automatically. If the selection is to interrogate automatically, FUNCTION SMAUTO is set true. TASK AUTO is paired with FUNCTION SMAUTO, and by now the pattern may be clear to the reader. The name of function that is set to true by a selection made under the main menu is prefixed with an M. A menu called from a task that is



associated with "M" function has a function prefixed with "SM" for secondary menu. When there is another submenu, the function name will be prefixed with "TM" for tertiary menu. Tasks have names similar to their associated functions but without the prefixs.

One construct that would be most welcome in CSDL the CASE statement. This would allow ease of programming when one out of several possible paths would be chosen. lack of a CASE construct requires one to write multiple IF statements which does not make for the most elegant programming. Several of the procedures in this data receiver project have ten IF statements where some other languages would be able to express the same function in one two lines. This does take up some space in memory but when compiled it requires less space and may be insignificant in terms of overhead. The real problem that is evident is that there are many more variables necessary in most other high-level languages. CSDL does not allow for subscripting variables which leads the designer of system to writing many more lines of code and having to name each variable instead of using subscripts. example, ten messages are required to be in memory at any given time. This requires ten different variable names for these ten messages. A pointer must keep track of the next message block available for use and it would be quite simple to use subscripted variables for this purpose. Since this



is not possible, a series of nearly identical IF statements must be traversed when locating the next block. The same problem occurs when printing the messages. The code must explicitly name each of the ten variables. It would require less memory for the program to be able to refer to these variables with subscripts and would also make for clearer code. The complexity could be simplified by adding new primitives that would allow for the constructs using subscripted variables. Examples of tasks with multiple statements that could be handled with a CASE statement include KBINPMAIN, INTAC, and AUTO. Nearly every task in this program could benefit from the use of subscripted variables.

The original design approach was to divide the memory for the ten messages according to the number of aircraft logged into the system. Two message memories were to be reserved for messages from helicopters not logged in. Thus, there would have been a maximum of eight aircraft tracked where each would have one message available for immediate recall. This would be the worst case scenario and also highly unlikely. If only one helicopter was logged in, the system could maintain the last eight messages for that one helicopter. Since CSDL does not provide a capablity for indexing variables, it would be difficult to provide such dynamic allocation of the ten message memory areas.



It is highly likely that there will be three or less helicopters logged into one system at any given time. It is less likely that there would be four or more aircraft logged in simultaneously. Standard safety procedures call for a helicopter to maintain a radio quard at all times and send "operations normal" and position report every fifteen minutes. If there were three helicopters logged into one system that would mean 12 reports in an hour. This means that the two earliest reports would be overwritten by newer messages at the end of an hour but there would be at least three messages remaining for each aircraft. Even if there were ten aircraft using the system, there would be at least one message in memory for each aircraft. This would be the last position sent and would be used as a datum for search and rescue procedures should communications be lost with the aircraft. Position reports include heading, track, ground speed, and other environmental data that would provide excellent search planning information. Since manual polling of the helicopters is provided, it would be possible to manually poll one or more helicopters enough times so that there would not be any messages in the memory from a particular helicopter. There are two backups in this case. First, the printer should be enabled so that there would hard copy of all the messages. The second is the multi-track audio tapes that monitor telephone and radio traffic at air stations and aboard the flight-deck equipped



cutters. Should it be required in an emergency, the tapes could be run back as far as necessary and then replayed to feed the raw radio signals to the radio interface device.

Reading messages in from the electronic navigation device interface created a problem when coding the program. Each message is 56 bytes long and the input to the processor is 8 bits wide. In order to read in the message, the bytes must be read into the processor and sent to memory, the video display unit, and the printer in a serial fashion. There was no construct in CSDL that would read in a string of characters of this length. This function is one that is basic to the operation of this system. String handling can be added by writing a new primitive that would read in the 56 bytes or any other number by overloading the SENSE (input) statement in CSDL. Without this addition to the language, there could be no CSDL implementation that would satisfy the requirements of the data link receiver project. A similar primitive can be specified to write a message out to the VDT and printer when the operator selects that function. These primitives can be general enough that they may be used for different sizes of strings.

When the CSDL program is completed, it is translated by Carson's CSDL.PAS program. This program, written in Pascal, takes the high-level CSDL program and translates it into a primitive list for the controller. The primitive



list is used in the next step in the control system design environment process.

list is used in the next step in the control system design

ANALOGO POSTORIONIA

## IV. IMPLEMENTATION

The next step in the process from the high-level description to the hardware and software listings is to take the output of the CSDL translator and feed it through Ross' FORTRAN program, NEWCSDL.FOR.

main task performed by NEWCSDL.FOR is to map the primitive list compiled by CSDL.PAS to the selected realization library. The output includes a listing of the hardware to implement the controller and the assembly language software to run it. Two files, the primitive list and another containing information about the contingency list, are used by the Optimizer Module in NEWCSDL.FOR to set up a formatted application table and an index to the selected realization volume. The Functional constructs the Realization Timing Table and determines if the realization is feasible. A monitor sequence is added and actual values are substituted for dummy parameters and an output listing is generated. If the Timing Analyzer fails to find a feasible single processor realization, the contingency/task list is partitioned and a dual processor generated under realization i 5 the control of the Optimizer. For greater detail, see doctoral Ross' dissertation [Ref. 21].



The project at this point had progressed from the CSDL description through translation by Carson's CSDL.PAS program. This was the second attempt to use CSDL.PAS on a project. The first use was for a test of CSDL.PAS conducted by Carson by running Riley's jet engine start sequencer controller through the translator.

There were some problems getting the CSDL description for the data link receiver project through the translator. The data link receiver required so many variable names that it exceeded the size limits set in CSDL.PAS. One problem concerned a CASE statement in the CSDL.PAS program where 20 possible cases existed. This problem was resolved by increasing the allowed number of cases to 95. There were other errors generated in translation that were quite frustrating. One problem was overcome when it was discovered that CSDL.PAS would generate errors whenever a tabkey had been used to produce spacing within the CSDL description. All tabkey spacing was removed and replaced with spaces generated using the spacebar. CSDL.PAS should be modified to allow for spaces generated by either the space bar or the tabkey.

More problems were discovered when trying to run the primitive list generated by CSDL.PAS through NEWCSDL.FOR. FORTRAN is notorious for the inflexibility of program inputs, which is a carryover from the days of card input.



NEWCSDL.FOR is no exception. Title lines for functions and procedures in the primitive files have the format:

1 6 23 p xxx t.generated for: procedure name

where xxx represents the line number of the primitive and t stands for title line. The t.generated for primitive marks the beginning of a new procedure. The procedure names in the title lines of the primitive list as generated by CSDL.PAS were in column 22. When NEWCSDL.FOR is run with the procedure name in the wrong column, everything between the title lines is ignored and error messages are generated for each title line in the file. Each title line in the primitive list had to be reformatted to meet the requirements of NEWCSDL.FOR.

Another problem encountered in the translation was that the s.ni primitive should have appeared as:

p xxx g.ni (::)

The s stands for a software primitive. An h stands for a hardware primitive. The colons inside the parentheses are required because they are used to separate variables, parameters, and attributes. They were not in the primitive list generated by CSDL.PAS. The colons were added using the text editor. A similar error was discovered in the s.main primitive.

The entire primitive list must be in lower case letters except for the function and task names. They may be



in upper or lower case as long as they are consistent with the case used in the contingency list file. Although CSDL.PAS allows variable names of up to ten characters in length, NEWCSDL.FOR has a maximum of six characters. The designer must insure that no two variables have the same six first characters.

While the formatting errors and the lack of colons in the proper places created some unnecessary work, the biggest problem at this point was the incompatibility of the primitive list and the Z80 realization library. For instance, the function of one basic primitive is to sense a value on a particular input line to the processor. This primitive has the form:

p xxx s.sensecond (keychar:8)

where sensecond stands for sense condition, keychar is the name of some variable, and eight refers to the arithmetic precision of the variable. It was discovered that the Z80 realization library did not contain any realization of this primitive.

The Z80 library was designed by Smith at the same time Riley was working on the jet engine start controller. This was before Carson's CSDL.PAS program was available. Riley had to translate the CSDL listing into a primitive list by hand. Since he chose to implement his project using the Z80 library, he and Smith worked closely together. Prolog equipment was used for the project implementation and so



Smith geared the Z80 library toward that end. Thus, the Z80 library was not as general as needed to produce contollers using other hardware. In particular, the I/O primitives were designed specifically to match the Prolog hardware. The s.sense and s.issue primitives were not needed for the Prolog implementation and thus were not included in the Z80 realization library.

At this point it was decided to shift the emphasis from using the Z80 realization library to the 8080 and 8086 realization libraries. There were two reasons for this. First, the designer of the 8086 library, Cetel, was still available to make adjustments to the library. Second, the 8086 library closely followed the example of the original 8080 library built by Ross. If the primitive list could be adjusted to run under NEWCSDL.FOR, then two realizations of the data link receiver could be produced. This would help standardize the realization libraries to where any library could be used with the primitive list output by CSDL.PAS and further processed by NEWCSDL.FOR.

Other problems remained stemming from the incompatibility of the primitive list produced by CSDL.PAS and the realization libraries. CSDL.PAS produced other primitives that did not exist in the realization libraries. These primitives included s.inputport and s.outputport. Inputport and outputport are both primitives that remain to be added to the realization libraries.



The s.forcons and s.forend primitives in the 8080 and 8086 libraries are not in the same format. These primitives mark the beginning and end of for-next loops. There are two variables for the upper and lower values of the loop.

NEWCSDL.FOR expects actual numbers but CSDL.PAS produces variable names instead.

The s.exitproc primitive marks the end of a procedure in the primitive list. NEWCSDL.FOR was designed to use the contingency name in the parameter list to reset the value of the contingency to zero after the task was executed. The CSDL program written for this project included a statement at the end of each task explicitly resetting the contigency. Ross decided that the realization libraries and NEWCSDL.FOR would be changed to adopt this latter method of resetting the contingency.

There are several different primitives with the same names in a realization library. This is to allow for different precisions of arithmetic manipulations. NEWCSDL.FOR performs a binary search to find a primitive name. When it finds the primitive, it searches up the realization library index to find the first instance of the primitive name. NEWCSDL.FOR then works down through the index to find the first instance of the primitive that will satisfy the precision required. For instance, s.var and



s.cons primitives in the 8086 realization library had the format:

```
s.var (nam, val: 0,8 :...etc)
s.var (nam, val: 0,16 :...etc)
s.var (nam, val: 0,24 :...etc)
```

where the O,n referred to variables with zero to n bits of precision. It was discovered that NEWCSDL.FOR was choosing the greatest precision available every time. This was corrected by changing 8086 realization library to the format:

```
s.var (nam, val: 0,8 :...etc)
s.var (nam, val: 9,16 :...etc)
s.var (nam, val: 17,24 :...etc)
```

The correct precision is now selected for these particular primitives but the entire 8086 library must be examined for other instances of this precision error.

NEWCSDL.FOR requires a listing of the contingency/task pairs in a file named IADEFL.DAT as one of its inputs. CSDL.PAS creates such a file but it is not in the required format. A new line for the system must be added as the first line in the file. The other columns must be corrected to the format as set forth in Ross' doctoral dissertation.

The multiplication primitive, s.mult, was present in the 8086 library as s.mul. The two precisions of multiply were renamed s.mult to conform with the standard. The s.mult primitive in the 8080 library had been changed by Polluck from a strictly software implementation to one that called an arithmetic chip to do a hardware multiply. The



chip had been removed from the library at some point before this project was started. Either the chip or the software multiplication routine must be restored for the 8080 library to correctly handle multiplication.

The size of the program also created problems in NEWCSDL.FOR. One of the stacks in the Formatter Module proved to be too small for the data link receiver project. The stack overflowed before the completion of the realization. The program was adjusted by Ross to allow for a greater stack size. The output of NEWCSDL.FOR for the 8086 library is in Appendices D and E.

At the time of writing this thesis, the following corrections and alterations to the primitive file must be made for NEWCSDL.FOR to properly process it. The two lines with

t.generated for: SYSTEM \*\*\*\*\*\*\*\*\*

must be corrected to start the word system in column 23.

The second line,

s.MAIN (::)

must be changed so that the word main is in lower case letters. All lines with s.inputport or s.outputport must be removed from the program altogether until those primitives are added to the realization libraries.

Even with these changes, some errors were still produced. To avoid problems with the s.in, s.ni, s.forcons, s.forend, and s.exitproc primitives, the original CSDL



program was rewritten to remove for-next loops and timed blocks. These primitives must be standardized before they may be used without concern for any errors they may produce. The revised CSDL program is in Appendix B.

The two realization libraries now produce the software and hardware listings to implement the data link receiver project but not without errors. One prominent mistake is that each time an input is sensed, another chip is added to the hardware listing. There should only be one I/O chip produced for a particular input or output. At the time of this writing, CSDL.PAS and NEWCSDL.FOR are being patched to correct some of the problems discovered while designing the data link receiver.



## V. CONCLUSIONS AND RECOMMENDATIONS

The Control System Design Environment holds great promise as a tool for simplifying the work of designers and reducing the expense of producing controllers. This ambitious data link receiver project has shown that the CSDE has greater application than may have been realized by those who did the early work on it. This project has shown that it may be possible to design a system in modules and use CSDE to design each each of the modules independently of the others as long as the interfaces are compatible.

This project has also demonstrated the necessity for compatibility among the different programs within the Control System Design Environment. Since the output of one program is the input of another, there must be a conscious effort to standardize the interfaces.

Heilstedt has recommended that NEWCSDL.FOR be rewritten in a newer language than FORTRAN [Ref. 22]. While it is true that other languages may be easier to maintain than FORTRAN, there are other items in the Control System Design Environment that should be addressed first for a better return on the investment of the time and effort that would be required. Since VMS on the VAX computer allows a file produced under one language to be used as input to



another language, there is no need to rush a reprogramming of NEWCSDL.FOR. A rewrite of NEWCSDL.FOR would make input less column-dependent. A more critical problem is the incompatibilty among the different realization libraries. There should be a standardization of primitive names and their associated functions. Without this standardization. mapping from primitive lists to the realization libraries will continue to be a hit or miss proposition. One of the major objectives of the Control System Design Environment is that much of the work can be automated to make designing, prototyping, testing, and implementation controllers faster and less expensive. The lack standardization requires the intervention of the designer to make the transitions between the various elements of the system.

Along with the standardization of the realization libraries, CSDL.PAS should be updated to incorporate the standards. This program is a real boon to the designer since it removes the tedious work of translating the CSDL program into the primitive list. As previously discussed, implementing some other high level constructs in CSDL.PAS would be an enhancement of the value of the program for the system user. These constructs should include CASE statements and the use of subscripted variables.

The Control System Design Environment has great promise and could be a lucrative product when it is improved



to provide an automatic transition from CSDL description to the hardware and software listings. As presently implemented, it requires too much effort while moving through the different segments of the system. A great deal of work remains to be done, especially the testing of the interfaces between the different sections and of the realization libraries. It seems that the work will be well worth it.



## LIST OF REFERENCES

- 1. Matelan, M.N., <u>The Automated Design of Real Time</u>
  <u>Control Systems</u>, Lawrence Livermore Laboratory, 10
  December 1976.
- 2. Ross, A.A., <u>Computer Aided Design of Microprocessor</u>
  <u>Based Controllers</u>, Ph.D. Thesis, University of California, Davis, June 1978.
- Smith, T.J., <u>Implementation of a Zilog Z-80 Based</u>
  Realization <u>Library for the Control System Design</u>
  Environment, M.S. Thesis, Naval Postgraduate School,
  March 1984.
- 4. Cetel, A.J., Implementation of an Intel 8086-Based Realization Library for the Control System Design Environment, M.S. Thesis, Naval Postgraduate School, June 1984.
- Carson, T.H., <u>A Translator for a Computer-Aided Design</u>
   <u>System</u>, M.S. Thesis, Naval Postgraduate School,
   June 1984.
- 6. Cetel, A.J., Implementation of an Intel 8086-Based Realization Library for the Control System Design Environment, M.S. Thesis, Naval Postgraduate School, June 1984.
- 7. Heilstedt, M.R., <u>Automated Design of Microprocessor</u>
  <u>Based Digital Filters</u>, M.S. Thesis, Naval Postgraduate School, June 1983.
- 8. Polluck, G.G., <u>Further Development and Investigation of Computer-Aided Design of Microprocessor Systems</u>, M.S. Thesis, University of California, Davis, December 1981.
- 7. Riley, R.P., <u>Control System Design Language</u>
  <u>Implementation of a Gas Turbine Starting Controller</u>,
  M.S. Thesis, Naval Postgraduate School, March 1984.
- 10. Sherlock, B.J., <u>User-Friendly, Syntax Directed Input</u>
  to a <u>Computer-Aided Design System</u>, M.S. Thesis, Naval
  Postgraduate School, June 1983.



- 11. Smith, T.J., Implementation of a Ziloq Z-80 Based Realization Library for the Control System Design Environment, M.S. Thesis, Naval Postgraduate School, March 1984.
- 12. Walden, H.J., <u>Application of a General Purose DBMS to Design Automation</u>, M.S. Thesis, Naval Postgraduate School, December 1983.
- Woffinden, D.S., <u>Interactive Design Environment for a Computer-Aided Design Environment</u>, M.S. Thesis, Naval Postgraduate School, June 1984.
- Polluck, G.G., <u>Further Development and Investigation of Computer-Aided Design of Microprocessor Systems</u>, M.S. Thesis, University of California, Davis, December 1981.
- 15. Heilstedt, M.R., <u>Automated Design of Microprocessor</u>
  <u>Based Digital Filters</u>, M.S. Thesis, Naval Postgraduate School, June 1983.
- 16. Riley, R.P., <u>Control System Design Language</u>
  <u>Implementation of a Gas Turbine Starting Controller</u>,
  M.S. Thesis, Naval Postgraduate School, March 1984.
- 17. Heilstedt, M.R., <u>Automated Design of Microprocessor</u>
  <u>Based Digital Filters</u>, M.S. Thesis, Naval Postgraduate School, June 1983.
- 18. Matelan, M.N., <u>The Automated Design of Real Time</u>
  <u>Control Systems</u>, Lawrence Livermore Laboratory, 10
  December 1976.
- 19. Ross, A.A., <u>Computer Aided Design of Microprocessor-Based Controllers</u>, Ph.D. Thesis, University of California, Davis, June 1978.
- 20. Carson, T.H., <u>A Translator for a Computer-Aided Design System</u>, M.S. Thesis, Naval Postgraduate School, June 1984.
- 21. Ross, A.A., <u>Computer Aided Design of Microprocessor-Based Controllers</u>, Ph.D. Thesis, University of California, Davis, June 1978.
- 22. Heilstedt, M.R., <u>Automated Design of Microprocessor</u>

  <u>Based Digital Filters</u>, M.S. Thesis, Naval Postgraduate School, June 1983.



#### APPENDIX A

# CSDL PROGRAM

IDENTIFICATION DESIGNER: "SUTTER FOX" DATE : "05-31-84" PROJECT : "COAST GUARD DATA LINK RECEIVER" DESIGN CRITERIA METRIC FIRST; VOLUMES 1: MONITORS 1; ENVIRONMENT INPUT: KEYFLG, 1, TTL; KEYCHAR, 8, TTL; MANPOS, 8, TTL; NEWPOS, 1, TTL; POSITION, 8, TTL; MSGREADY, 1, TTL; MESSAGE, 8, TTL; ACNUM, 8, TTL; END INPUT; OJIPUT: MENU, 8, TTL; POLL, 8, TTL; MSGVDT, 8, TTL; MSGRCVD, 1, TTL; END OUTPUT; ARITHMETIC: KEYINMAIN.8; MINTAC.8; MMSGDSPLY.8; MLOCATION, 8; MCLOCKSET, 8; MLOGINOUT, 8; SMMANUAL, 8; SMAUTO,8; ACO,8; AC1,8; AC2,8; AC3,8; AC4,8; AC5,8; AC6,8; AC7,8; AC8,8; AC9,8; INTPERIOD,8; MSG0,8; MSG1,8; MSG2,8; MSG3,8; MSG4,8; MSG5,8; MSG6,8; MSG7,8; MSG8,8; MSG9,8; TMLOCATION,8; TLOGIN,1; TLOGOUT, 1; NEXTMSG, 8; NEXTAC, 8; TPOLL, 1; COUNT, 8; END ARITHMETIC: PROCEDURES FUNCTION KEYINMAIN: BINARY, 1; SENSE (KEYFLG); IF KEYFLG=1 THEN KEYINMAIN:=1; END IF; END KEYINMAIN;

TASK KBINPMAIN;



```
MENU:=0: ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=1 THEN MINTAC :=1; END IF;
        IF KEYCHAR=2 THEN MMSGDSPLY:=1; END IF;
        IF KEYCHAR=3 THEN MLOCATION:=1; END IF;
        IF KEYCHAR=4 THEN MCLOCKSET:=1; END IF;
        IF KEYCHAR=5 THEN MLOGINOUT:=1; END IF;
        KEYINMAIN:=0;
FVD KBINPMAIN;
FINCTION MINTAC:
        BINARY, 1;
        SENSE (KEYCHAR);
END MINTAC;
TASK INTAC:
        MENU:=1; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN SYMANUAL :=1; END IF;
        IF KEYCHAR=2 THEN SMAUTO :=1; END IF;
        MINTAC: = 0;
END INTAC:
FUNCTION SMMANUAL:
        BINARY, 1;
        SENSE (KEYCHAR);
END SMMANUAL;
TASK MANUAL;
        IF ACO/=0 THEN POLL:=0; ISSJE (POLL); END IF;
        IF AC1/=0 THEN POLL:=1; ISSJE (POLL); END IF;
        IF AC2/=0 THEN POLL:=2; ISSUE (POLL); END IF;
        IF AC3/=0 THEN POLL:=3; ISSUE (POLL); END IF;
        IF AC4/=0 THEN POLL:=4: ISSUE (POLL); END IF;
        IF AC5/=0 THEN POLL:=5; ISSJE (POLL); END IF;
        IF AC6/=0 THEN POLL:=6; ISSUE (POLL); END IF;
        IF AC7/=0 THEN POLL:=7; ISSJE (POLL); END IF;
        IF AC8/=0 THEN POLL:=8; ISSUE (POLL); END IF;
        IF AC9/=0 THEN POLL:=9; ISSUE (POLL); END IF;
        SMMANUAL:=0;
END MANUAL;
FUNCTION SMAUTO:
        BINARY, 1;
        SENSE (KEYCHAR);
END SMAUTO;
```



```
TASK AUTO;
        MENU:=2; ISSUE(MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN := 1; END IF;
        IF KEYCHAR=1 THEN INTPERIOD := 30; END IF;
        IF KEYCHAR=2 THEN INTPERIOD := 20; END IF;
        TE KEYCHAR=3 THEN INTPERIOD := 15 : END TE:
        IF KEYCHAR=4 THEN INTPERIOD := 10 ; END IF;
        IF KEYCHAR=5 THEN INTPERIOD := 5; END IF;
        IF KEYCHAR=5 THEN INTPERIOD := 1; END IF;
        SMAUTO:=0;
        TPOLL:=1;
END AUTO;
FUNCTION TPOLL:
      BINARY, 1;
      IF INTPERIOD=30 THEN IN 30 M DO TPOLL:=1;
         END IN; END IF;
      IF INTPERIOD=20 THEN IN 20 M DO TPOLL:=1;
         END IN; END IF;
      IF INTPERIOD=15 THEN IN 15 M DO TPOLL:=1;
         END IN; END IF;
      IF INTPERIOD=10 THEN IN 10 M DO TPOLL:=1;
         END IN; END IF;
      IF INTPERIOD = 5 THEN IN 5 M DO TPOLL:=1;
         END IN; END IF;
      IF INTPERIOD= 1 THEN IN 1 M DO TPOLL:=1;
         END IN; END IF;
END TPOLL;
TASK POLLAUTO:
      IF ACO/=0 THEN POLL:=0; ISSUE (POLL); END IF;
      IF AC1/=0 THEN POLL:=1; ISSUE (POLL); END IF;
      IF AC2/=0 THEN POLL:=2; ISSUE (POLL); END IF;
      IF AC3/=0 THEN POLL:=3; ISSUE (POLL); END IF;
      IF AC4/=0 THEN POLL:=4; ISSUE (POLL); END IF;
      IF AC5/=0 THEN POLL:=5; ISSUE (POLL); END IF;
      IF AC6/=0 THEN POLL:=6; ISSUE (POLL); END IF;
      IF AC7/=0 THEN POLL:=7; ISSUE (POLL); END IF;
      IF AC8/=0 THEN POLL:=8; ISSUE (POLL); END IF;
      IF AC9/=0 THEN POLL:=9; ISSUE (POLL); END IF;
      TPOLL:=0;
END POLLAUTO;
FUNCTION MMSGDSPLY:
      BINARY, 1;
      SENSE (KEYCHAR);
```



```
END MMSGDSPLY;
TASK MSGDSPLY;
        MSGVDT:=MSGO; ISSUE(MSGVDT);
        MSGVDT:=MSG1; ISSUE(MSGVDT);
        MSGVDT:=MSG2; ISSUE(MSGVDI);
        MSGVDT:=MSG3; ISSUE(MSGVDT);
        MSGVDT:=MSG4; ISSUE(MSGVDT);
        MSGVDT:=MSG5; ISSUE(MSGVDT);
        MSGVDT:=MSG5; ISSUE(MSGVDT);
        MSGVDT:=MSG7; ISSUE(MSGVDT);
        MSGVDT:=MSG8; ISSUE(MSGVDT);
        MSGVDT:=MSG9; ISSUE(MSGVDT);
        MMSGDSPLY:=0;
END MSGDSPLY;
FUNCTION MLOCATION:
        BINARY, 1;
        SENSE (KEYCHAR);
END MLOCATION;
TASK LOCATION;
        MENU:=3; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN NEWPOS:=1; END IF;
        IF KEYCHAR=2 THEN NEWPOS:=0; TMLOCATION:=1; END IF;
        MLOCATION: = 0;
END LOCATION;
FUNCTION IMLOCATION:
        BINARY, 1;
        SENSE (KEYCHAR);
END IMLOCATION;
TASK MANLOC;
        SENSE (MANPOS);
        POSITION: = MANPOS;
        TMLOCATION: =0;
END MANLOC;
FUNCTION MCLOCKSET:
       BINARY, 1;
       SENSE (KEYCHAR);
END MCLOCKSET;
TASK CLOCKSET;
        MENU:=4; ISSUE (MENU);
```



```
SENSE (KEYCHAR);
        MCLOCKSET:=0;
FND CLOCKSET;
FINCTION MLOGINOUT:
        BINARY, 1;
        SENSE (KEYCHAR);
END MLOGINOUT;
TASK LOGINOUT;
        MENU:=5; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN TLOGIN:=1; END IF;
        IF KEYCHAR=2 THEN TLOGOUT:=1; END IF;
        MLOGINOUT:=0;
END LOGINOUT:
FUNCTION TLOGIN:
        BINARY.1:
        SENSE (KEYCHAR);
END TLOGIN;
TASK LOGIN;
        ACNUM: = 0;
        FOR COUNT FROM 1 TO 4:4 DO
              SENSE (KEYCHAR);
              ACNJM:=(ACNUM*10)+KEYCHAR;
        END FOR;
        IF NEXTAC=0 AND ACO=0 THEN ACO:=ACNUM; END IF;
        IF NEXTAC=1 AND AC1=0 THEN AC1: = ACNUM; END IF;
        IF NEXTAC=2 AND AC2=0 THEN AC2:=ACNUM; END IF;
        IF NEXTAC=3 AND AC3=0 THEN AC3:=ACNUM; END IF;
        IF NEXTAC=4 AND AC4=0 THEN AC4:=ACNUM; END IF;
        IF NEXTAC=5 AND AC5=0 THEN AC5:=ACNUM; END IF;
        IF NEXTAC=6 AND AC6=0 THEN AC6:=ACNUM; END IF;
        IF NEXTAC=7 AND AC7=0 THEN AC7:=ACNUM; END IF;
        IF NEXTAC=8 AND AC8=0 THEN AC8:=ACNUM; END IF;
        IF NEXTAC=9 AND AC9=0 THEN AC9:=ACNUM; END IF;
        NEXTAC:=NEXTAC+1;
        IF NEXTAC=10 THEN NEXTAC:=0; END IF;
        TLOGIN: =0:
END LOGIN;
FUNCTION TLOGOUT:
        BINARY.1;
        SENSE (KEYCHAR);
END TLOGOUT;
```



```
TASK LOGOUT;
        ACNUM: = 0;
        FOR COUNT FROM 1 TO 4:4 DO
             SENSE (KEYCHAR);
             ACNUM: = (ACNUM * 10) + KEYCHAR;
        END FOR;
        IF ACO=ACNUM THEN ACO:=0; END IF;
        IF AC1=ACNUM THEN AC0:=1; END IF;
        IF AC2=ACNUM THEN AC0:=2; END IF;
        IF AC3=ACNUM THEN AC0:=3; END IF;
        IF AC4=ACNUM THEN AC0:=4; END IF;
        IF AC5=ACNUM THEN ACO:=5; END IF;
        IF AC6=ACNUM THEN AC0:=6; END IF;
        IF AC7=ACNUM THEN AC0:=7; END IF;
        IF AC8=ACNUM THEN ACO:=8; END IF;
        IF AC9=ACNUM THEN ACO:=9; END IF;
        TLOGOUT:=0;
END LOGOUT;
FUNCTION POSCH:
        BINARY, 1;
        SENSE (NEMPOS);
        IF NEWPOS=1 THEN POSCH:=1; END IF;
END POSCH;
TASK POSUPDATE;
        SENSE (POSITION);
        POSCH:=0;
END POSUPDATE;
FUNCTION MSGIN:
        BINARY, 1;
        SENSE (MSGREADY);
        IF MSGREADY=1 THEN MSGIN:=1; END IF;
END MSGIN;
TASK MSGSTORE;
        SENSE (MESSAGE);
        ISSUE (MSGRCVD);
        IF NEXTMSG=0 THEN ACO:=MESSAGE; END IF;
        IF NEXTMSG=1 THEN AC1:=MESSAGE; END IF;
        IF NEXTMSG=2 THEN AC2:=MESSAGE; END IF;
        IF NEXTMSG=3 THEN AC3:=MESSAGE; END IF;
        IF NEXTMSG=4 THEN AC4:=MESSAGE; END IF;
        IF NEXTMSG=5 THEN AC5:=MESSAGE; END IF;
        IF NEXTMSG=6 THEN AC6:=MESSAGE; END IF;
        IF NEXTMSG=7 THEN AC7:=MESSAGE; END IF;
        IF NEXTMSG=8 THEN AC8:=MESSAGE; END IF;
        IF NEXTMSG=9 THEN AC9:=MESSAGE; END IF;
```



```
NEXIMSG:=NEXIMSG+1;
    IF NEXIMSG=10 THEN NEXIMSG:=0; END IF;
END MSGSTORE;
```

```
CONTINGENCY LIST
        WHEN KEYINMAIN : 100 MS DO KBINPMAIN;
        WHEN MINTAC : 100 MS DO INTAC;
        WHEN SMMANUAL : 100 MS DO MANUAL;
        WHEN SMAUTO
                      : 100 MS DO AUTO;
                       : 100 MS DO POLLAUTO;
        WHEN TPOLL
        WHEN MLOCATION: 100 MS DO LOCATION;
        WHEN IMLOCATION: 100 MS DO MANLOC;
        WHEN POSCH
                      :1000 MS DO POSUPDATE;
        WHEN MMSGDSPLY: 100 MS DO MSGDSPLY;
       WHEN MCLOCKSET : 100 MS DO CLOCKSET;
       WHEN MLOGINOUT: 100 MS DO LOGINOUT;
                      : 100 MS DO LOGIN;
       WHEN TLOGIN
       WHEN TLOGOUT
                      : 100 MS DO LOGOUT;
       WHEN MSGIN
                      : 100 MS DO MSGSTORE;
FVD
```

62



## APPENDIX B

# (REVISED)

IDENTIFICATION

DESIGNER : "SUTTER FOX"

DATE: "05-31-84"

PROJECT : "COAST GUARD DATA LINK RECEIVER"

DESIGN CRITERIA

METRIC FIRST;

VOLUMES 1;

MONITORS 1;

ENVIRONMENT

INPUT: KEYFLG, 1, ITL; KEYCHAR, 8, ITL; MANPOS, 8, TTL;
NEWPOS, 1, TTL; POSITION, 8, TTL; MSGREADY, 1, TTL;
MESSAGE, 8, ITL; ACNUM, 8, ITL;

END INPUT;

OJTPUT: MENU, 8, TTL; POLL, 8, TTL; MSGVDT, 8, TTL; MSGRCVD, 1, TTL;

END OUTPUT;

ARITHMETIC: KEYINMAIN,8; MINTAC,8; MMSGDSPLY,8;
MLOCATION,8; MCLOCKSET,8; MLOGINOUT,8; SMMANUAL,8;
SMAUTO,8; ACO,8; AC1,8; AC2,8; AC3,8; AC4,8;AC5,8;
AC6,8; AC7,8; AC8,8; AC9,8; INTPERIOD,8; MSG0,8;
MSG1,8; MSG2,8; MSG3,8; MSG4,9; MSG5,8; MSG6,8;
MSG7,8; MSG8,8; MSG9,8;TMLOCATION,8; TLOGIN,1;
TLOGOUT,1; NEXTMSG,8; NEXTAC,8; TPOLL,1; COUNT,8;
CLOCK,8;

END ARITHMETIC:

PROCEDURES

FUNCTION KEYINMAIN:
BINARY,1;
SENSE (KEYFLG);



```
IF KEYFLG=1 THEN KEYINMAIN:=1; END IF;
END KEYINMAIN;
TASK KBINPMAIN:
        MENU:=0; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=1 THEN MINTAC :=1; END IF;
        IF KEYCHAR=2 THEN MMSGDSPLY:=1; END IF;
        IF KFYCHAR=3 THEN MLOCATION:=1; END IF;
        IF KEYCHAR=4 THEN MCLOCKSET:=1; END IF;
        IF KEYCHAR=5 THEN MLOGINOUT:=1; END IF;
        KEYINMAIN: = 0;
END KBINPMAIN;
FINCTION MINTAC:
        BINARY.1:
        SENSE (KEYCHAR);
END MINTAC;
TASK INTAC:
        MENU:=1; ISSUE (MENJ);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN SYMANUAL :=1; END IF;
        IF KEYCHAR=2 THEN SMAUTO
                                   :=1; END IF;
        MINIAC:=0:
END INTAC;
FUNCTION SMMANUAL:
        BINARY, 1;
        SENSE (KEYCHAR);
END SMMANUAL;
TASK MANUAL;
        IF ACO/=0 THEN POLL:=0; ISSUE (POLL); END IF;
        IF AC1/=0 THEN POLL:=1; ISSUE (POLL); END IF;
        IF AC2/=0 THEN POLL:=2; ISSUE (POLL); END IF;
        IF AC3/=0 THEN POLL:=3; ISSUE (POLL); END IF;
        IF AC4/=0 THEN POLL:=4; ISSUE (POLL); END IF;
        IF AC5/=0 THEN POLL:=5; ISSUE (POLL); END IF;
        IF AC6/=0 THEN POLL:=6; ISSUE (POLL); END IF;
        IF AC7/=0 THEN POLL:=7; ISSUE (POLL); END IF;
        IF AC8/=0 THEN POLL:=8: ISSUE (POLL); END IF;
        IF AC9/=0 THEN POLL:=9; ISSUE (POLL); END IF;
        SMMANUAL: = 0;
```

END MANUAL;



```
FUNCTION SMAUTO:
        BINARY, 1;
        SENSE (KEYCHAR);
END SMAUTO;
TASK AUTO;
        MENU:=2; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN := 1; END IF;
        IF KEYCHAR=1 THEN INTPERIOD := 30 ; END IF;
        IF KEYCHAR=2 THEN INTPERIOD := 20; END IF;
        IF KEYCHAR=3 THEN INTPERIOD := 15; END IF;
        IF KEYCHAR=4 THEN INTPERIOD := 10; END IF;
        IF KEYCHAR=5 THEN INTPERIOD := 5; END IF;
        IF KEYCHAR=6 THEN INTPERIOD := 1; END IF;
        SENSE (CLOCK);
        INTTIME := CLOCK;
        SMAUTO: = 0;
        TPOLL:=1;
END AUTO;
FUNCTION TPOLL:
      BINARY, 1;
      SENSE (CLOCK);
      IF CLOCK-INITIME > INTPERIOD THEN TPOLL:=1; END IF;
END TPOLL;
TASK POLLAUTO;
      IF ACO/=0 THEN POLL:=0; ISSUE (POLL); END IF;
      IF AC1/=0 THEN POLL:=1; ISSUE (POLL); END IF;
      IF AC2/=0 THEN POLL:=2; ISSUE (POLL); END IF;
      IF AC3/=0 THEN POLL:=3; ISSUE (POLL); END IF;
      IF AC4/=0 THEN POLL:=4; ISSUE (POLL); END IF;
      IF AC5/=0 THEN POLL:=5; ISSUE (POLL); END IF;
      IF AC6/=0 THEN POLL:=6; ISSUE (POLL); END IF;
      IF AC7/=0 THEN POLL:=7; ISSUE (POLL); END IF;
      IF AC8/=0 THEN POLL:=8; ISSUE (POLL); END IF;
      IF AC9/=0 THEN POLL:=9; ISSUE (POLL); END IF;
      [POLL:=0:
END POLLAUTO;
FUNCTION MMSGDSPLY:
      BINARY, 1;
      SENSE (KEYCHAR);
END MMSGDSPLY;
TASK MSGDSPLY;
```



```
MSGVDT:=MSGO; ISSUE(MSGVDT);
        MSGVDT:=MSG1; ISSUE(MSGVDT);
        MSGVDT:=MSG2; ISSUE(MSGVDT);
        MSGVDT:=MSG3; ISSUE(MSGVDT);
        MSGVDT:=MSG4; ISSUE(MSGVDT);
        MSGVDT:=MSG5; ISSUE(MSGVDT);
        MSGVDT:=MSG6; ISSUE(MSGVDT);
        MSGVDT:=MSG7; ISSUE(MSGVDT);
        MSGVDT:=MSG8; ISSUE(MSGVDT);
        MSGVDT:=MSG9; ISSUE(MSGVDT);
        MMSGDSPLY:=0;
END MSGDSPLY:
FUNCTION MLOCATION:
        BINARY, 1;
        SENSE (KEYCHAR);
END MLOCATION;
TASK LOCATION;
        MENU:=3; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN NEWPOS:=1; END IF;
        IF KEYCHAR=2 THEN NEWPOS:=0; TMLOCATION:=1; END IF;
        MLOCATION:=0;
END LOCATION;
FUNCTION IMLOCATION:
        BINARY.1:
        SENSE (KEYCHAR);
END IMLOCATION;
TASK MANLOC;
        SENSE (MANPOS);
        POSITION: = MANPOS;
        TMLOCATION:=0;
END MANLOC:
FUNCTION MCLOCKSET:
       BINARY, 1;
       SENSE (KEYCHAR);
END MCLOCKSET;
TASK CLOCKSET;
        MENU:=4; ISSUE (MENU);
        SENSE (KEYCHAR);
        MCLOCKSET:=0;
END CLOCKSET;
```



```
FINCTION MLOGINOUT:
        BINARY, 1;
        SENSE (KEYCHAR);
END MLOGINOUT;
TASK LOGINOUT;
        MENU:=5; ISSUE (MENU);
        SENSE (KEYCHAR);
        IF KEYCHAR=0 THEN KEYINMAIN:=1; END IF;
        IF KEYCHAR=1 THEN TLOGIN:=1; END IF;
        IF KEYCHAR=2 THEN TLOGOUT:=1; END IF;
        MLOGINOUT: = 0;
END LOGINOUT;
FUNCTION TLOGIN:
        BINARY, 1;
        SENSE (KEYCHAR);
END TLOGIN;
TASK LOGIN;
        ACNUM: = 0;
              SENSE (ACNUM);
        IF NEXTAC=0 AND ACO=0 THEN ACO:=ACNUM; END IF;
        IF NEXTAC=1 AND AC1=0 THEN AC1:=ACNUM; END IF;
        IF NEXTAC=2 AND AC2=0 THEN AC2:=ACNUM; END IF;
        IF NEXTAC=3 AND AC3=0 THEN AC3:=ACNUM; END IF;
        IF NEXTAC=4 AND AC4=0 THEN AC4: = ACNUM; END IF;
        IF NEXTAC=5 AND AC5=0 THEN AC5:=ACNUM; END IF;
        IF NEXTAC=6 AND AC6=0 THEN AC6:=ACNUM; END IF;
        IF NEXTAC=7 AND AC7=0 THEN AC7:=ACNUM; END IF;
        IF NEXTAC=8 AND AC8=0 THEN AC8:=ACNUM; END IF;
        IF NEXTAC=9 AND AC9=0 THEN AC9:=ACNUM; END IF;
        NEXTAC:=NEXTAC+1;
        IF NEXTAC=10 THEN NEXTAC:=0; END IF;
        TLOGIN: =0;
END LOGIN;
FUNCTION TLOGOUT:
        BINARY, 1;
        SENSE (KEYCHAR);
END TLOGOUT;
TASK LOGOUT;
        ACNUM: = 0;
             SENSE (ACNUM);
        IF ACO=ACNUM THEN ACO:=0; END IF;
        IF AC1=ACNUM THEN AC0:=1; END IF;
        IF AC2=ACNUM THEN AC0:=2; END IF;
```



```
IF AC3=ACNUM THEN ACO:=3; END IF;
        IF AC4=ACNUM THEN ACO:=4; END IF;
        IF AC5=ACNUM THEN ACO:=5; END IF;
        IF AC6=ACNUM THEN AC0:=6; END IF;
        IF AC7=ACNUM THEN AC0:=7; END IF;
        IF AC8=ACNUM THEN ACO:=8; END IF;
        IF AC9=ACNUM THEN ACO:=9; END IF;
        TLOGOUT:=0;
END LOGOUT:
FUNCTION POSCH:
        BINARY, 1;
        SENSE (NEWPOS);
        IF NEWPOS=1 THEN POSCH:=1; END IF;
END POSCH:
TASK POSUPDATE;
        SENSE (POSITION);
        POSCH:=0:
END POSUPDATE;
FUNCTION MSGIN:
        BINARY, 1;
        SENSE (MSGREADY);
        IF MSGREADY=1 THEN MSGIN:=1; END IF;
END MSGIN;
TASK MSGSTORE;
        SENSE (MESSAGE);
        ISSUE (MSGREVD);
        IF NEXTMSG=0 THEN ACO:=MESSAGE; END IF;
        IF NEXTMSG=1 THEN AC1:=MESSAGE; END IF;
        IF NEXTMSG=2 THEN AC2:=MESSAGE; END IF;
        IF NEXTMSG=3 THEN AC3:=MESSAGE; END IF;
        IF NEXTMSG=4 THEN AC4:=MESSAGE; END IF;
        IF NEXTMSG=5 THEN ACS:=MESSAGE; END IF;
        IF NEXTMSG=5 THEN AC6:=MESSAGE; END IF;
        IF NEXIMSG=7 THEN ACT:=MESSAGE; END IF;
        IF NEXTMSG=8 THEN AC8:=MESSAGE; END IF;
        IF NEXTMSG=9 THEN AC9:=MESSAGE; END IF;
        NEXTMSG:=NEXTMSG+1;
        IF NEXTMSG=10 THEN NEXTMSG:=0; END IF;
END MSGSTORE;
```

CONTINGENCY LIST

WHEN KEYIVMAIN : 100 MS DO KBINPMAIN;



```
WHEN MINTAC : 100 MS DO INTAC;
WHEN SMMANUAL : 100 MS DO MANUAL;
               : 100 MS DO AUTO;
WHEN SMAUTO
WHEN TPOLL
               : 100 MS DO POLLAUTO;
WHEN MLOCATION: 100 MS DO LOCATION;
WHEN IMLOCATION: 100 MS DO MANLOC;
             :1000 MS DO POSUPDATE;
WHEN POSCH
WHEN MMSGDSPLY: 100 MS DO MSGDSPLY;
WHEN MCLOCKSET: 100 MS DO CLOCKSET;
WHEN MLOGINOUT: 100 MS DO LOGINOUT;
               : 100 MS DO LOGIN;
WHEN TLOGIN
WHEN TLOGOUT : 100 MS DO LOGOUT; WHEN MSGIV : 100 MS DO MSGSTORE;
```



## APPENDIX C

## CSDL.PAS OUTPUT PRIMITIVE LISTING

```
P
    1t.generated for: SYSTEM
                                           *************
P
    2s.main
                   (::)
Р
   16s var
                   (KEYINMAIN:8,0)
р
   17s.var
                   (MINTAC:8,0)
   18s.var
                   (MMSGDSPLY:8,0)
P
   19s.var
                   (MLOCATION: 8,0)
                   (MCLOCKSET:8,0)
   20s var
P
                   (MLOGINOUT:8,0)
   21s.var
P
   22s.var
                   (SYMANUAL:8,0)
   23s.var
Р
                   (SMAUTO:8.0)
P
                   (AC0:8.0)
   24s.var
   25s.var
                   (AC1:8.0)
Р
                   (AC2:8,0)
   26s.var
                   (403:8,0)
   27s var
   28s.var
                   (AC4:8,0)
P
   29s.var
                   (AC5:8,0)
P
                   (AC6:8,0)
   30s.var
P
   31s.var
                   (AC7:8,0)
  32s var
                   (AS8:8,0)
P
                   (AC9:8,0)
   33s.var
Р
   34s . var
                   (INTPERIOD:8,0)
P
   35s var
                   (MSG0:8,0)
   36s.var
                   (MSG1:8,0)
   37s.var
                   (MSG2:8,0)
P
   38s.var
                   (MSG3:8,0)
   39s.var
                   (MSG4:8,0)
P
   40s.var
                   (MSG5:8,0)
                   (MSG6:8,0)
   41s.var
   42s var
                   (MSG7:8,0)
P
   43s.var
                   (MSG8:8,0)
P
   44s.var
                   (MSG9:8,0)
Р
   45s.var
                   (TMLOCATION:8,0)
P
   46s . var
                   (TLOGIN: 1, 0)
P
   47s.var
                   (TLOGOUT:1,0)
Р
   48s var
                   (NEXTMSG:8,0)
P
   49s - var
                   (NEXTAC:8,0)
Р
   50s.var
                   (TPOLL:1,0)
Р
   51s.var
                   (C)UNT:8,0)
   52s var
                   (CLOCK:8,0)
   53t.generated for: KEYINMAIN
******
Р
   54s.proc
                   (KEYINMAIN:)
Р
   55s.sensecond (KEYFLG:1)
   56s.ea
                   (aTO1, KEYFLG, aCO1:8,1,8)
```



```
Р
   57s.jmpf
                   (a101, a01:8)
                   (KEYINMAIN, aCO1:1,8)
P
   58s.assian
P
   59s.loc
                   (@01:)
                   (KEYINMAIN, KEYINMAIN:)
Р
   60s.exitproc
P
   61t.generated for: KBINPMAIN
*******
Р
   62s.proc
                   (KBINPMAIN:)
P
                   (MENU, @C02:8,8)
   63s.assign
P
   64s. issuevent
                  (MENU:8)
P
   65s.sensecond
                  (KEYCHAR:8)
Р
                   (@T01, KEYCHAR, @C01:8,8,8)
   66s.ea
Ρ
   67s.jmpf
                   (a:506,107G)
Р
                   (MINTAC, @C01:8,8)
   68s.assign
P
   69s. loc
                   (302:)
Р
                   (@T01, KEYCHAR, @C03:8,8,8)
   70s.eq
P
   71s.jmof
                   (0101,003:8)
P
                   (MMSGDSPLY, aC01:8,8)
   72s.assign
Ρ
   73s. 10c
                   (303:)
Р
   74s.eq
                   (aTO1, KEYCHAR, aCO4:8,8,8)
P
   75s.jmpf
                   (9701, 904:8)
P
                   (MLOCATION, QC01:8,8)
   76s.assign
Р
   77s.10c
                   (004:)
Р
   78s.ea
                   (@T01, KEYCHAR, @C05:8,8,8)
P
                   (aT01, a05:8)
   79s.jmof
P
   80s.assign
                  (MCLOCKSET, aC01:8,8)
P
   81s. loc
                  (a05:)
P
                  (aTO1, KEYCHAR, aCO6:8,8,8)
   82s.eq
P
                  (aT01, a06:8)
   83s. impf
P
   84s.assign
                  (MLOGINOUT, aco1:8,8)
P
   85s.loc
                  (a06:)
P
   86s.assign
                  (KEYINMAIN, @C02:1,8)
Р
   87s.exitoroc
                  (KBINPMAIN, KBINPMAIN:)
P
   88t.generated for: MINTAC
******
P
   89s.proc
                  (MINTAC:)
Ρ
   90s.sensecond (KEYCHAR:8)
P
   91s.exitoroc
                  (MINTAC, MINTAC:)
P
   92t.generated for: INTAC
*******
P
   93s.proc
                  (INTAC:)
P
   94s.assign
                  (MENU, aco1:8,8)
P
   95s.issuevent
                  (MENU:8)
Р
   96s.sensecond (KEYCHAR:8)
P
   97s.eq
                  (@T01, KEYCHAR, @C02:8,8,8)
P
   98s. jmof
                  (aro1, ao7:8)
P
   99s.assign
                  (KEYINMAIN, aCO1:1,8)
P 100s.loc
                  (307:)
P 101s.eq
                  (aT01, KEYCHAR, aC01:8,8,8)
P 102s.jmof
                  (a101,a08:8)
P 103s.assign
                  (SMMANUAL, 3C01:8,8)
P 104s.loc
                  (308:)
```



```
P 105s.ea
                  (aTO1, KEYCHAR, aCO3:8,8,8)
P 106s. impf
                  (aT01,a09:8)
P 107s.assign
                  (SMAUTO, @C01:8,8)
P 108s.loc
                  (a09:)
                  (MINTAC, DC02:1,8)
P 109s.assign
                  (INTAC, INTAC:)
P 110s.exitoroc
P 111t.generated for: SMMANUAL
*******
                  (SYMANUAL:)
P 112s.proc
P 113s.sensecond (KEYCHAR:8)
                  (SMMANUAL, SMMANUAL:)
P 114s.exitoroc
P 115t.generated for: MANUAL
*******
P 116s.proc
                  (MANUAL:)
P 117s.ne
                  (aTO1,ACO,aCO2:8,8,8)
P 118s.jmpf
                  (a101,a10:8)
P 119s.assign
                  (POLL, @C02:8,8)
P 120s. issuevent
                  (P)LL:8)
P 121s.loc
                  (@10:)
                  (aro1, Ac1, DC02:8,8,8)
P 122s.ne
P 123s.imof
                  (@101,@11:8)
P 124s.assign
                  (POLL, aco1:8,8)
P 125s.issuevent
                  (POLL:8)
 126s. loc
                  (a11:)
P 127s.ne
                  (aro1, Ac2, aco2:8,8,8)
P 128s. impf
                  (a101, a12:8)
P 129s.assign
                  (POLL, @C03:8,8)
P 130s.issuevent
                  (POLL:8)
P
 131s.loc
                  (312:)
P 132s.ne
                  (aro1, Ac3, aco2:8,8,8)
P 133s.jmpf
                  (0101,013:8)
P 134s.assign
                  (POLL, ac 04:8,8)
P 135s.issuevent
                  (POLL:8)
P 136s.loc
                  (a13:)
P 137s.ne
                  (aT01,AC4,aC02:8,8,8)
P 138s.jmof
                  (a 1 0 1, a 1 4 : 8)
P 139s.assign
                  (POLL, ac 05:8,8)
P 140s.issuevent
                  (POLL:8)
P 141s. loc
                  (a14:)
P 142s.ne
                  (aT01,AC5,aC02:8,8,8)
P 143s.jmof
                  (@101,@15:8)
P 144s.assign
                  (POLL, aco6:8,8)
P 145s.issuevent
                  (P)LL:8)
P 146s. loc
                  (315:)
P 147s.ne
                  (aT01,AC6,aC02:8,8,8)
P 148s.jmof
                  (aT01,a16:8)
P 149s.assign
                  (POLL, ac 07:8,8)
P 150s. issuevent
                  (P)LL:8)
P 151s.loc
                  (316:)
P 152s.ne
                  (aT01,AC7,aC02:8,8,8)
P 153s.jmof
                  (a101,a17:8)
```



```
(POLL, @C08:8,8)
P 154s.assign
P 155s.issuevent
                  (POLL:8)
P 156s.loc
                   (a17:)
P 157s.ne
                   (a101, AC8, aC02:8,8,8)
P 158s.impf
                   (aT01,a18:8)
                   (PJLL, DC09:8,8)
P 159s.assign
P 160s.issuevent
                  (POLL:8)
P 161s.loc
                   (918:)
P 162s.ne
                  (\partial TO1, AC9, \partial CO2:8, 8, 8)
                  (ato1,a19:8)
P 163s.impf
                  (POLL, ac10:8,8)
P 164s assign
                  (POLL:8)
P 165s.issuevent
P 166s.loc
                  (319:)
P 167s.assian
                  (SYMANUAL, )CO2:1,8)
P 168s.exitoroc
                  (MANUAL, MANUAL:)
P 169t.generated for: SMAUTO
*******
P 170s.proc
                  (SMAUTO:)
P 171s.sensecond (KEYCHAR:8)
P 172s.exitoroc
                  (SMAUTO, SMAUTO:)
P 173t generated for: AUTO
******
P 174s.oroc
                  (AJTO:)
P 175s.assign
                  (MENU, aC03:8,8)
P 176s. issuevent
                  (MENU:8)
P 177s.sensecond
                  (KEYCHAR:8)
P 178s.eq
                  (aT01, KEYCHAR, aC02:8,8,8)
P 179s.jmof
                  (9101,920:8)
 180s.assign
                  (KEYINMAIN, aCO1:1,8)
P 181s.loc
                  (a20:)
P 182s.ea
                  (aTO1, KEYCHAR, aCO1:8,8,8)
P 183s.jmpf
                  (a101,a21:8)
P 184s.assign
                  (INTPERIOD, aC11:8,8)
P 185s.loc
                  (321:)
P 1865.eq
                  (aT01, KEYCHAR, aC03:8,8,8)
P
 187s.jmpf
                  (aT01,a22:8)
P 188s.assign
                  (INTPERIOD, ac12:8,8)
P 189s. loc
                  (a22:)
P 190s.eq
                  (aTO1, KEYCHAR, aCO4:8,8,8)
P 191s.impf
                  (aT01, a23:8)
P 192s.assign
                  (INTPERIOD, ac13:8,8)
P 193s.loc
                  (a23:)
 1945.eq
                  (@101,KEYCHAR,@C05:8,8,8)
P 195s.jmpf
                  (a101, a24:8)
 196s.assign
                  (INTPERIOD, 2014:8,8)
P 197s.loc
                  (a24:)
P 198s.ea
                  (@T01,KEYCHAR,@C06:8,8,8)
P 199s. impf
                  (aT01,a25:8)
P 200s.assign
                  (INTPERIOD, aco6:8,8)
P 201s.loc
                  (a25:)
P 202s.eq
                  (aT01, KEYCHAR, aC07:8,8,8)
```



```
P 203s.impf
                  (3101, 326:8)
                  (INTPERIOD, acol:8,8)
P 204s.assign
P 205s.loc
                  (a26:)
P 206s.assign
                  (INTTIME, CLOCK:8,8)
P 207s.assign
                  (SMAUTO, @C02:1,8)
                  (TPOLL, 0C01:1,8)
P 208s.assign
                  (AJTO, AUTO:)
P 209s.exitoroc
  210t.generated for: TPOLL
******
P 211s.proc
                  (TPOLL:)
P 212s.sub
                  (aTO1,CLOCK,INTTIME:8,8,8)
P 213s.gt
                  (aTO1, aTO1, INTPERIOD:8,8,8)
                  (af01, a27:8)
P 214s.impf
P 215s.assign
                  (TPOLL, @C01:1,8)
P 216s.loc
                  (a27:)
P 217s.exitproc
                  (TPOLL, TPOLL:)
P 218t.generated for: POLLAUTO
*******
                  (POLLAUTO:)
P 219s.proc
P 220s.ne
                  (aT01,AC0,aC02:8,8,8)
P 221s.impf
                  (aT01,a28:8)
P 222s.assign
                  (POLL, @C02:8,8)
P 223s.issuevent (POLL:8)
P 224s.loc
                  (a28:)
P 225s.ne
                  (aro1, Ac1, aco2:8, 8, 8)
P 226s.imof
                  (aT01,a29:8)
P 227s.assign
                  (PJLL, @C01:8,8)
P 228s.issuevent
                  (POLL:8)
P 229s.loc
                  (a29:)
P 230s.ne
                  (ato1,Ac2,ac02:8,8,8)
P 231s.jmpf
                  (aro1, a30:8)
 232s.assign
                  (POLL,@C03:8,8)
P 233s. issuevent
                  (POLL:8)
P 234s.loc
                  (330:)
P 235s.ne
                  (ato1,Ac3,aco2:8,8,8)
P 236s.impf
                  (a + 01, a + 31 + 8)
P 237s.assign
                  (POLL, ac 04:8,8)
P 238s.issuevent
                  (POLL:8)
P 239s.loc
                  (331:)
                  (af01,AC4,aC02:8,8,8)
P 240s.ne
P 241s.jmof
                  (ato1, a32:8)
P 242s.assign
                  (POLL, acos:8,8)
P 243s. issuevent
                  (P)LL:8)
P 244s.10c
                  (032:)
P 245s.ne
                  (aT01,AC5,aC02:8,8,8)
P 246s.jmof
                  (a 101, a 33:8)
P 247s.assign
                  (POLL, aC06:8,8)
P 248s.issuevent
                  (POLL:8)
P 249s.loc
                  (333:)
P 250s.ne
                  (a101,AC6,aC02:8,8,8)
P 251s.impf
                  (aro1, a34:8)
```



```
P 252s.assign
                  (POLL, @C07:8,8)
P 253s.issuevent
                  (POLL:8)
P 254s.loc
                  (a34:)
P 255s.ne
                  (aro1, Ac7, aco2:8,8,8)
P 256s.impf
                  (a101,a35:8)
P 257s.assign
                  (PJLL, @CO8:8,8)
                  (POLL:8)
P 258s.issuevent
                  (335:)
P 259s.loc
P 260s.ne
                  (aT01,AC8, aC02:8,8,8)
P 261s.impf
                  (@101, @36:8)
                  (POLL, @C09:8,8)
P 262s.assign
P 263s.issuevent
                  (POLL:8)
  2645,100
                  (336:)
                  (a,01,01,AC9, aC02:8,8,8)
P 265s.ne
P 266s.impf
                  (aro1, a37:8)
P 267s.assign
                  (POLL, aC10:8,8)
P 268s.issuevent
                  (POLL:8)
P 269s.loc
                  (a37:)
P 270s.assign
                  (TPOLL, @C02:1,8)
P 271s.exitoroc
                  (POLLAUTO, POLLAUTO:)
P 272t.generated for: MMSGDSPLY
*******
  273s.proc
                  (MMSGDSPLY:)
P 274s.sensecond (KEYCHAR:8)
                  (MMSGDSPLY, MMSGDSPLY:)
  275s.exitproc
P 276t.generated for: MSGDSPLY
******
P 277s.proc
                  (MSGDSPLY:)
P 278s.assign
                  (MSGVDT, MSG0:8,8)
P 279s.issuevent
                  (MSGVDT:8)
P 280s.assign
                  (MSGVDT, MSG1:8,8)
P 281s.issuevent
                  (MSGVDT:8)
P 282s.assign
                  (MSGVDT, MSG2:8,8)
P 283s.issuevent (MSGVDT:8)
P 284s.assign
                  (MSGVDT, MSG3:8,8)
P 285s.issuevent
                  (MSGVDT:8)
P 286s.assign
                  (MSGVDT, MSG4:8,8)
 287s.issuevent
                  (MSGVDT:8)
 288s.assign
                  (MSGVDT, MSG5:8,8)
P 289s.issuevent
                  (MSGVDT:8)
 290s.assign
                  (MSGVDT, MSG6:8,8)
P 291s.issuevent
                 (MSGVDT:8)
P 292s.assign
                  (MSGVDT, MSG7:8,8)
P 293s.issuevent (MSGVDT:8)
P 294s.assign
                  (MSGVDT, MSG8:8,8)
P 295s.issuevent
                  (MSGVDT:8)
P 296s.assign
                  (MSGVDT, MSG9:8,8)
P 297s.issuevent (MSGVDT:8)
P 298s.assign
                  (MMSGDSPLY, aco2:1,8)
P 299s.exitoroc
                  (MSGDSPLY, MSGDSPLY:)
P 300t generated for: MLJCATION
```



```
******
P 301s.oroc
                 (MLOCATION:)
P 302s.sensecond (KEYCHAR:8)
                 (MLOCATION, MLOCATION:)
P 303s.exitproc
P 304t generated for: LOCATION
******
P 305s proc
                 (LOCATION:)
P 306s.assign
                 (MENU, acu4:8,8)
P 307s.issuevent (MENU:8)
P 308s.sensecond (KEYCHAR:8)
P 3095 PG
                 (aTO1, KEYCHAR, aCO2:8,8,8)
                 (aT01,a38:8)
P 310s.impf
                 (KEYINMAIN, aCO1:1,8)
P 311s.assign
                 (238:)
P 312s.loc
P 313s.ea
                 (aT01, KEYCHAR, aC01:8,8,8)
                 (aT01,a39:8)
P 314s.impf
P 315s.assign
                 (NEWPOS, @C01:1,8)
P 316s, loc
                 (339:)
P 317s.eq
                 (aTO1, KEYCHAR, aCO3:8,8,8)
P 318s.jmof
                 (aT01,a40:8)
                 (NEWPOS, @C02:1,8)
P 319s.assign
                 (TMLOCATION, aco1:8,8)
P 320s.assign
P 321s.loc
                 (a40:)
P 322s.assign
                 (MLOCATION, aco2:1,8)
P 323s.exitoroc
                 (LOCATION, LOCATION:)
P 324t.generated for: TMLOCATION
*******
P 325s.proc
                 (TMLOCATION:)
P 326s.sensecond (KEYCHAR:8)
P 327s.exitoroc
                 (TMLOCATION, TMLOCATION:)
P 328t.generated for: MANLOC
******
P 329s.proc
                 (MANLOC:)
P 330s.sensecond (MANPOS:8)
P 331s.assign
                 (POSITION, MANPOS:8,8)
P 332s.assign
                 (TMLOCATION, aco2:1,8)
P 333s.exitproc
                 (MANLOC, MANLOC:)
P 334t generated for: MCLOCKSET
******
P 335s.proc
                 (MCLOCKSET:)
P 336s.sensecond (KEYCHAR:8)
P 337s.exitoroc (MCLOCKSET, MCLOCKSET:)
P 338t.generated for: CLOCKSET
*******
P 339s proc
                 (CLOCKSET:)
P 340s.assign
                 (MENU, acos:8,8)
P 341s. issuevent (MENU:8)
P 342s.sensecond (KEYCHAR:8)
P 343s.assian
                 (MCLOCKSET, @C02:1,8)
P 344s.exitoroc
                 (CLOCKSET, CLOCKSET:)
P 345t generated for: MLOGINOUT
```



```
******
P 346s.proc
                  (MLOGINOUT:)
P 347s.sensecond (KEYCHAR:8)
P 348s.exitoroc
                  (MLOGINOUT, MLOGINOUT:)
P 349t.generated for: LOGINOUT
******
 350s.proc
                  (LOGINOUT:)
P 351s.assign
                  (MENU, aco6:8,8)
P 352s.issuevent
                  (MENU:8)
P 353s.sensecond (KEYCHAR:8)
                  (aT01, KEYCHAR, aC02:8,8,8)
P 354s.ea
                  (aT01, a41:8)
P 355s.imof
                  (KEYINMAIN, aCO1:1,8)
P 356s.assign
P 357s.loc
                  (a41:)
P 358s.eq
                  (@T01,KEYCHAR,@C01:8,8,8)
P 359s.impf
                  (aT01,a42:8)
P 360s.assign
                  (TLOGIN, 0C01:1,8)
P 361s.loc
                  (a42:)
P 362s.ea
                  (@T01,KEYCHAR,@C03:8,8,8)
P 363s impf
                  (aT01,a43:8)
P 364s.assign
                  (TLOGOUT, ac01:1,8)
P 365s.loc
                  (@43:)
P 366s.assign
                  (MLOGINOUT, aco2:1,8)
P 367s.exitoroc
                  (LOGINOUT, LOGINOUT:)
P 368t.generated for: TLOGIN
******
P 369s.proc
                  (TLOGIN:)
P 370s.sensecond (KEYCHAR:8)
P 371s.exitoroc
                  (TLOGIN, TLOGIN:)
P 372t.generated for: LOGIN
*******
P 373s.proc
                  (LOGIN:)
P 374s.assign
                 (ACNUM, aC02:8,8)
P 375s.sensecond (ACNUM:8)
P 376s.eq
                  (@T01,NEXTAC,@C02:8,8,8)
P 377s.ea
                  (aro2, Aco, aco2:8,8,8)
P 378s.and
                  (@101,@101,@102:8,8,8)
 379s.imof
                 (a101, a44:8)
 380s.assign
                 (ACO, ACNUM:8,8)
P 381s.loc
                 (a44:)
P 382s.eq
                  (@T01, NEXTAC, @C01:8,8,8)
P 383s.eq
                  (ato2,AC1,aCo2:8,8,8)
P 384s.and
                 (@101,@101,@102:8,8,8)
P 385s.jmpf
                  (aT01,a45:8)
P 386s.assign
                  (AC1, ACNUM: 8, 8)
P 387s.10c
                  (345:)
P 388s.eq
                  (aT01, NEXTAC, aC03:8,8,8)
P 389s.eq
                  (a102,AC2,aC02:8,8,8)
P 390s, and
                  (alo1,alo1,alo2:8,8,8)
P 391s. impf
                  (aro1, a46:8)
P 392s.assign
                  (AC2, ACNUM: 8, 8)
```



```
P 393s.loc
                   (046:)
P 394s.eq
                   (aTO1, NEXTAC, aCO4:8,8,8)
P 395s.eq
                   (a102, 403, a002:8, 8, 8)
P 396s.and
                   (aro1, aro1, aro2:8,8,8)
                   (a101,a47:8)
P 397s.impf
P 398s.assign
                   (AC3, ACNUM: 8, 8)
P 399s.loc
                   (047:)
P 400s.ea
                   (aTO1, NEXTAC, aCO5:8, 8, 8)
P 401s.ea
                   (3102, AC4, 3C02:8, 8, 8)
                   (ato1,ato1,ato2:8,8,8)
P 402s.and
P 403s. impf
                   (a101,a48:8)
                   (AC4, ACNUM: 8, 8)
P 404s.assign
P 405s.loc
                   (a48:)
P 4065 . eq
                   (@T01,NEXTAC,@C06:8,8,8)
P 407s.ea
                   (aro2, Ac5, aco2:8,8,8)
P 408s.and
                   (a101,a101,a102:8,8,8)
P 409s.jmpf
                   (aT01,a49:8)
P 410s.assign
                   (AC5, ACNUM: 8,8)
P 411s.loc
                   (a49:)
P 412s.eq
                   (@T01, NEXTAC, @C07:8,8,8)
P 413s.ea
                   (a102, 406, a002:8,8,8)
P 414s. and
                   (a101,a101,a102:8,8,8)
P 415s.jmpf
                   (a101,a50:8)
P 416s.assign
                   (AC6, ACNUM: 8, 8)
P 417s.loc
                   (350:)
P 418s.eq
                   (@T01,NEXTAC, @C08:8,8,8)
P 419s.ea
                   (af02, AC7, aC02:8, 8, 8)
P 420s.and
                   (ato1, ato1, ato2:8,8,8)
P 421s.jmpf
                   (a701,a51:8)
P 422s.assign
                   (AC7, ACNUM: 8, 8)
P 423s.loc
                   (a51:)
P 424s.eq
                   (ato1, NEXTAC, aco9:8,8,8)
P 425s.eq
                   (a,8,8,8,5002,8,8,8,8)
P 426s.and
                   (aro1, aro1, aro2:8,8,8)
P 427s.jmof
                   (a101,a52:8)
P 428s.assign
                   (AC8, ACNUM: 8,8)
P 429s.loc
                   (352:)
P 430s.eq
                   (aT01, NEXTAC, aC10:8,8,8)
P 431s.eq
                   (af02,AC9,aC02:8,8,8)
P 432s.and
                   (a101,a101,a102:8,8,8)
P 433s.jmof
                   (aT01, a53:8)
P 434s.assign
                   (AC9, ACNUM: 8,8)
P 435s.loc
                   (353:)
P 436s.add
                   (@T01, NEXTAC, @C01:8,8,8)
P 437s.assign
                   (NEXTAC, aT01:8,8)
P 438s.eq
                   (ato1, NEXTAC, ac14:8,8,8)
P 439s.jmpf
                   (aT01,a54:8)
P 440s.assign
                   (NEXTAC, @C02:8,8)
P 441s.loc
                   (354:)
P 442s.assign
                   (TLOGIN, @C02:1,8)
P 443s.exitproc
                   (LOGIN, LOGIN:)
```



```
P 444t.generated for: TLOGOUT
******
P 445s.proc
                  (TLOGOUT:)
P 446s.sensecond
                  (KEYCHAR:8)
P 447s.exitoroc
                  (TLOGOUT, TLOGOUT:)
P 448t generated for: LOGOUT
********
P 449s.proc
                  (LOGOUT:)
P 450s.assign
                  (ACNUM, aco2:8,8)
P 451s.sensecond
                  (ACNUM:8)
P 452s.eq
                  (@T01,AC0,ACNUM:8,8,8)
P 453s.impf
                  (arol, a55:8)
P 454s.assign
                  (ACO, aCO2:8,8)
P 455s.loc
                  (a55:)
P 456s.eq
                  (aT01,AC1,ACNUM:8,8,8)
P 457s. impf
                  (a101, a56:8)
P 458s.assign
                  (ACO, aCO1:8,8)
P 459s.loc
                  (a56:)
P 460s.eq
                  (aT01, AC2, ACNUM: 8, 8, 8)
P 461s.jmof
                  (a101, a57:8)
P 462s.assign
                  (AC0, aC03:8, 8)
P 463s.loc
                  (a57:)
P 464s.eq
                  (aTO1, AC3, ACNUM: 8, 8, 8)
P 465s.impf
                  (a101, 358:8)
P 466s.assign
                  (ACO, aCO4:8,8)
P 467s.loc
                  (058:)
P 468s.eq
                  (aT01,AC4,ACNUM:8,8,8)
P 469s.jmpf
                  (a101,a59:8)
P 470s.assign
                  (ACO, aCO5:8,8)
P 471s.loc
                  (a59:)
P 472s.eq
                  (a)TO1,AC5,ACNUM:8,8,8)
P 473s.jmpf
                  (a101,a60:8)
P 474s.assign
                  (AC0, aC06:8,8)
P 475s.loc
                  (950:)
P 476s.eq
                  (aT01, AC6, ACNUM: 8, 8, 8)
P 477s.jmpf
                  (@101, @61:8)
P 478s.assign
                  (ACO, aCO7:8,8)
P 479s.loc
                  (361:)
P 480s.eq
                  (a)TO1,AC7,ACNUM:8,8,8)
P 481s. impf
                  (aT01,a62:8)
P 482s.assign
                  (ACO, aCO8:8,8)
P 483s.loc
                  (362:)
P 484s.eq
                  (@T01, AC8, ACNUM: 8, 8, 8)
P 485s.jmof
                  (a101,a63:8)
P 486s.assign
                  (ACO, @CO9:8,8)
P 487s.loc
                  (363:)
P 488s.eq
                  (@T01,AC9,ACNUM:8,8,8)
P 489s.jmof
                  (aTO1, a64:8)
P 490s.assign
                  (ACO, aC10:8,8)
P 491s.loc
                  (054:)
P 492s.assign
                  (TLOGOUT, aco2:1,8)
```



```
P 493s.exitoroc (LJGOUT, LOGOUT:)
P 494t generated for: POSCH
******
P 495s.proc
                  (POSCH:)
P 496s.sensecond (NEWPOS:1)
P 497s.eq
                  (aT01, NEWPOS, aC01:8,1,8)
P 498s.impf
                  (a101, a65:8)
P 499s.assign
                  (POSCH, ac01:1,8)
P 500s loc
                  (a65:)
P 501s.exitproc
                  (POSCH, POSCH:)
P 502t generated for: POSUPDATE
******
P 503s.proc
                  (POSUPDATE:)
P 504s.sensecond (POSITION:8)
P 505s.assign
                  (PJSCH, aCO2:1,8)
                  (POSUPDATE, POSUPDATE:)
P 506s.exitoroc
P 507t.generated for: MSGIN
******
P 508s.proc
                  (MSGIN:)
P 509s.sensecond (MSGREADY:1)
P 510s.eq
                  (afo1, MSGREADY, aC01:8,1,8)
P 511s.jmpf
                  (a101, a66:8)
                  (MSGIN, @C01:1,8)
P 512s.assian
P 513s.loc
                  (a66:)
P 514s.exitoroc
                  (MSGIN, MSGIN:)
P 515t.generated for: MSGSTORE
******
P 516s.proc
                  (MSGSTORE:)
P 517s.sensecond (MESSAGE:8)
P 518s.issuevent (MSGRCVD:1)
P 519s.eq
                  (aTO1, NEXTMSG, aCO2:8,8,8)
P 520s. impf
                  (a101,a67:8)
P 521s.assign
                  (ACO, MESSAGE: 8,8)
P 522s.loc
                  (267:)
P 523s.eq
                  (aTO1, NEXTMSG, aCO1:8,8,8)
P 524s.imof
                  (9101,968:8)
P 525s.assign
                  (AC1, MESSAGE:8,8)
P 526s.loc
                  (358:)
P 527s.eq
                  (aTO1, NEXTMSG, aCO3:8,8,8)
P 528s impf
                  (@101,@69:8)
P 529s.assign
                  (AC2, MESSAGE: 8,8)
P 530s.loc
                  (a69:)
P 531s.eq
                  (aTO1, NEXT 4SG, aCO4:8,8,8)
P 532s.jmpf
                  (3101, 370:8)
P 533s.assign
                  (AC3, MESSAGE:8,8)
P 534s.loc
                  (270:)
P 535s.eq
                  (aTO1, NEXTMSG, aCO5:8,8,8)
P 536s.jmof
                  (a101, a71:8)
P 537s.assign
                  (AC4, MESSAGE:8,8)
P 538s.loc
                  (071:)
P 539s.eq
                  (aTO1, NEXTMSG, aCO6:8,8,8)
```



```
P 540s.jmpf
                   (3101, 372:8)
P 541s.assign
                   (AC5.MESSAGE:8,8)
P 542s.loc
                   (272:)
P 543s.eq
                   (@101, NEXIMSG, @C07:8,8,8)
                   (@101,@73:8)
P 544s. imof
P 545s.assign
                   (AC6, MESSAGE:8,8)
P 546s.loc
                   (a73:)
                   (@f01,NEXTMSG,@C08:8,8,8)
P 547s.eq
P 548s.jmof
                   (3101,374:8)
P 549s.assign
                   (AC7, MESSAGE:8,8)
P 550s.loc
                   (374:)
P 551s.eq
                   (aT01, NEXTMSG, aC09:8,8,8)
P 552s.imof
                  (3101, 375:8)
P 553s.assign
                  (AC8, MESSAGE:8,8)
P 554s.loc
                   (375:)
                   (@T01, NEXTMSG, @C10:8,8,8)
P 555s.eq
P 556s. impf
                   (a701,a76:8)
P 557s.assign
                   (AC9, MESSAGE:8,8)
P 558s.loc
                   (376:)
                   (@T01, NEXTMSG, @C01:8,8,8)
P 559s.add
P 560s.assign
                   (NEXTMSG, 9T01:8,8)
P 561s.eq
                  (@T01, NEXTMSG, @C14:8,8,8)
P 562s.jmpf
                  (@101, @77:8)
P 563s.assign
                  (NEXTMSG, @C02:8,8)
P 5645. loc
                  (377:)
P 565s.exitoroc
                  (MSGSTORE, MSGSTORE:)
P 566t generated for: SYSTEM
                                            *******
P 567s.cons
                  (@501,1:8)
P 568s.cons
                  (aco2.0:8)
P 569s.cons
                  (0003,2:8)
P 570s.cons
                  (2004,3:8)
P 571s.cons
                  (@005,4:8)
P 572s.cons
                  (a006.5:8)
P 573s.cons
                  (@007,6:8)
P 574s.cons
                  (aco8,7:8)
P 575s.cons
                  (aco9,8:8)
P 576s.cons
                  (ac10, 9:8)
P 577s.cons
                  (aC11,30:8)
P 578s.cons
                  (9012,20:8)
P 579s.cons
                  (@013,15:8)
P 580s.cons
                  (9014,10:8)
P 581s.var
                  (a:101:8)
P 582s.var
                  (3102:8)
```



## APPENDIX D

## NEWCSDL.FOR OUTPUT LISTING (SOFTWARE)

```
- intel 8086 realization -
      sys14
                        0D000H
                equ
                        0C000H
     sys13
                 equ
     sys12
                        0B000H
                 eau
     sys11
                 eau
                        0A000H
     sys10
                        9000H
                 eau
     sys9
                        8000H
                 equ
                        7000H
     sys8
                 egu
                        6000H
     sys7
                 equ
     sys6
                 eau
                        5000H
     sys5
                        4000H
                 eau
                        3000H
     svs4
                 egu
                        H0005
     sys3
                 eau
     sys2
                       1000H
                 egu
     ithis routine allows for a 1K stack. a stack that
grows larger than
     ithis will overflow into the data segment. to allow a
larger stack
     the ramptr global primitive in s.main must be set to
the required
     ; value. this method overlaps 64K of stack segment and
64K of data
     ; segment.
                 ora
                        ****
                                      ; rom address pointer
                        DX, 03FFH
                 m o v
                                       ; set data segment
base address
                        DS, DX
                                       ; to 1024
                 v c m
                        DX,0000H
                 vcm
                                        ;set stack segment
base address
                        SS, DX
                                       ; to 0000H
                 VCm
                        0F000H
                 ino
                                       ; jump to low
```



ot 6	dress of hi	ghest				
				;64K block		
		org	****	<pre>;rom address pointer</pre>		
		jno	0E000H	; to bottom of 2nd		
high 64K						
				; block		
		org	1024			
	;define	8-bit sto	rage			
		org	1023	;8 bit variable KEYINM		
in	ram					
	KEYINM:	do	0			
		_	983046	<pre>;rom address pointer</pre>		
	;define	8-bit stor				
		org	1023	;8 bit variable MINTAC		
in	ram					
	MINTAC:	do	0			
		-	983046	<pre>;rom address pointer</pre>		
	;define	8-bit sto				
		org	1023	;8 bit variable MMSGDS		
in	ram					
	MMSGDS:	cb	0			
			983046	<pre>;rom address pointer</pre>		
	; define	8-bit sto				
		org	1023	;8 bit variable MLOCAT		
in	ram					
	MLOCAT:	do	0			
			983046	<pre>;rom address obinter</pre>		
	;define	8-bit sto				
		ora	1023	;8 bit variable MCLOCK		
וח	ram		0			
	MCLOCK:	do	0			
	• - 4	•	983046	<pre>;rom address obinter</pre>		
	, define	8-bit stor	1023	· Q b · b · · · · · · · b l - MI OCIN		
		org	1023	;8 bit variable MLOGIN		
17	MLOGIN:	do	0			
	MLUGIN:		983046	·		
	• da 4 i ma	org 8-bit stor		<pre>;rom address obinter</pre>		
	, Jei ine	org	1023	;8 bit variable SMMANU		
	ram	org	1023	, o bit variable 3 manu		
רו	SMMANU:	do	0			
	Salamio.	org	983046	;rom address obinter		
	· define	8-bit sto		From address bottler		
	, Je i ilie	org	1023	;8 bit variable SMAUTO		
i 0	ram	019	1965	70 010 Valiable 3 moto		
1 :1	SMAUTO:	do	0			
	J   A O   O .	org	983046	;rom address opinter		
	:define	8=bit sto		Fion address outster		
	/ Jet ine	org	1023	;8 bit variable ACO in		
ran	,	org	1000	70 DIE Valliable ACO III		
, ,,,,,	ACO:	0 db				
	700.	30				



			983046	•
	·dofina	8=bit stor		;rom address pointer
	/ Je i i ile	org		;8 bit variable AC1 in
ram		0, 9	. 0 2 3	Vo bit valiable wer in
	AC1:	0 db		
		org		<pre>;rom address pointer</pre>
	;define	8-bit stor		
		org	1023	;8 bit variable AC2 in
ram				
	ACS:	0 db		
	• 4 = 4 i = =	8-bit stor	983046	rom address pointer
	, be tine	ora		;8 bit variable AC3 in
ram		014	1023	70 bit variable Acs [4]
1 3 01	AC3:	0 db		
			983046	<pre>;rom address pointer</pre>
	;define	8-bit stor		
		org	1023	;8 bit variable AC4 in
ram				
	AC4:	0 db		
	• 4 4 6 : 4 4	org		<pre>;rom address pointer</pre>
	, berine	8-bit stor	-	;8 bit variable AC5 in
ram		org	1023	70 bit variable aco in
1 3	AC5:	db 0		
			983046	<pre>;rom address pointer</pre>
	;define	8-bit stor		
		org	1023	;8 bit variable AC6 in
r a m	10/1			
	AL6:	0 db	983046	<pre>;rom address pointer</pre>
	:define	8-bit stor		From address borner
	730 / 1110	org		;8 bit variable AC7 in
ram		<b>3</b> . <b>4</b>		
	AC7:	db 0		
				<pre>;rom address pointer</pre>
	;define	8-bit stor		
		ord	1023	;8 bit variable AC8 in
r ∋ m	AC8:	db 0		
	400.		983046	<pre>;rom address pointer</pre>
	;define	8-bit stor		Trom address sorricer
			1023	;8 bit variable AC9 in
ram				
	AC9:	0 db		
			983046	<pre>;rom address pointer</pre>
	idefine	8-bit stor		• C - ' - ' - ' - TUTDED
in ra	m	org	1023	;8 bit variable INTPER
1 1 1 3	INTPER:	cb	0	
		ora	983046	<pre>;rom address pointer</pre>



in ram  MSG0: do 0  ora 983046  idefine 8-bit storage org 1023  in ram  MSG2: do 0  ora 983046  idefine 8-bit storage org 1023  in ram  MSG3: do 0  ora 983046  idefine 8-bit storage org 1023  in ram  MSG4: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG4: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG5: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG5: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG6: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG6: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG6: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG7: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG7: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG8: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG8: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG8: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG8: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG9: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG9: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  MSG9: do 0  ora 983046  idefine 8-bit storage ora 1023  in ram  ora 1023  in		; define	8-bit storage	
MSG0: do 0			ora 1023	;8 bit variable MSG0
org 983046 in ram  MSG1: do 0 org 983046 in ram  MSG2: do 0 org 983046 in ram  MSG3: do 0 org 983046 in ram  MSG3: do 0 org 983046 in ram  MSG3: do 0 org 983046 in ram  MSG4: do 0 org 983046 in ram  MSG64: do 0 org 983046 in ram  MSG5: do 0 org 983046 in ram  MSG64: do 0 org 983046 in ram  MSG5: do 0 org 983046 in ram  MSG5: do 0 org 983046 in ram  MSG6: do 0 org 983046 in ram  MSG6: do 0 org 983046 in ram  MSG7: do 0 org 983046 in ram  MSG7: do 0 org 983046 in ram  MSG8: do 0 org 983046 in ram  MSG8: do 0 org 983046 in ram  MSG6: do 0 org 983046 in ram  MSG6: do 0 org 983046 in ram  MSG6: do 0 org 983046 in ram  MSG7: do 0 org 983046 in ram  MSG8: do 0 org 983046 in ram  MSG9: do 0 org 983046 in ram  In ram  MSG9: do 0 org 983046 in ram  MSG9: do 0 org 983046 in ram  I	in			
in ram  MSG1: do 0  org 983046  in ram  MSG2: do 0  org 983046  in ram  MSG3: do 0  org 983046  in ram  MSG3: do 0  org 983046  in ram  MSG4: do 0  org 983046  in ram  MSG4: do 0  org 983046  in ram  MSG4: do 0  org 983046  in ram  MSG5: do 0  org 983046  in ram  MSG6: do 0  org 983046  in ram  MSG6: do 0  org 983046  in ram  MSG5: do 0  org 983046  in ram  MSG6: do 0  org 983046  in ram  MSG7: do 0  org 983046  in ram  MSG8: do 0  org 983046  in ram  MSG9: do 0  org 983046  in ram  in ram		MSG0:	do 0	
mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 org 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom 983046 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023 ram mysgi: do 0 rom address pointer size fine 8-bit storage org 1023				<pre>;rom address pointer</pre>
in ram  MSG1: do 0  org 983046  in ram  MSG2: do 0  org 983046  in ram  MSG3: do 0  org 983046  in ram  MSG3: do 0  org 983046  in ram  MSG3: do 0  org 983046  in ram  MSG4: do 0  org 1023  in ram  MSG5: do 0  org 983046  in ram  MSG6: do 0  org 983046  in ram  MSG7: do 0  org 983046  in ram  MSG8: do 0  org 983046  in ram  MSG9: do 0  org 983046  in ram  Org 1023  in ram  org 1023		; define		
MSG1: do 0  ; define 8-bit storage org 1023  in ram MSG2: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG3: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG4: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG5: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG5: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG5: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG6: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG6: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG6: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG7: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG8: do 0 org 983046 ; define 8-bit storage org 1023  in ram MSG8: do 0 org 983046 ; rom address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG8  in ram MSG8: do 0 org 983046 ; rom address pointer ; 8 bit variable MSG8  in ram MSG8: do 0 org 1023 ; 8 bit variable MSG8  in ram MSG8: do 0 org 1023 ; 8 bit variable MSG8			org 1023	<pre>;8 bit variable MSG1</pre>
rom address pointer  in ram  MSG2: do 0  ord 983046  ; define 8-bit storage org 1023  in ram  MSG3: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG3: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG4: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG5: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG5: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG6: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG7: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG7: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG7: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG8: do 0  ord 983046  ; define 8-bit storage ord 1023  in ram  MSG8: do 0  ord 983046  ; rom address pointer  ; define 8-bit storage ord 1023  ; 8 bit variable MSG7  in ram  MSG8: do 0  ord 983046  ; rom address pointer ; 8 bit variable MSG8  in ram  MSG8: do 0  ord 983046  ; rom address pointer ; 8 bit variable MSG9  in ram  MSG8: do 0  ord 983046  ; rom address pointer ; 8 bit variable MSG9  in ram  MSG9: do 0  ord 983046  ; rom address pointer ; 8 bit variable MSG9  in ram  MSG9: do 0  ord 983046  ; rom address pointer	in			
in ram  MSG2: do 0  rom 1023 ; mom address pointer  in ram  MSG3: do 0  rom 983046 ; nom address pointer  in ram  MSG3: do 0  rom 983046 ; nom address pointer  in ram  MSG4: do 0  rom 1023 ; mom address pointer  in ram  MSG4: do 0  rom 1023 ; mom address pointer  in ram  MSG5: do 0  rom 983046 ; nom address pointer  in ram  MSG5: do 0  rom 983046 ; nom address pointer  in ram  MSG6: do 0  rom 983046 ; nom address pointer  in ram  MSG6: do 0  rom 983046 ; nom address pointer  in ram  MSG6: do 0  rom 983046 ; nom address pointer  in ram  MSG7: do 0  rom 983046 ; nom address pointer  in ram  MSG7: do 0  rom 983046 ; nom address pointer  in ram  MSG7: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG8: do 0  rom 983046 ; nom address pointer  in ram  MSG9: do 0  rom 983046 ; nom address pointer  in ram  MSG9: do 0  rom 983046 ; nom address pointer  in ram  MSG9: do 0  rom address pointer		MSG1:	do 0	
in ram  MSG2: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG3: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG4: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG5: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG5: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG6: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG6: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG7: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG7: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG7: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG7: do 0  org 983046  ;define 8-bit storage org 1023  in ram  MSG8: do 0  org 983046  ;rom address pointer ;8 bit variable MSG8  in ram  MSG8: do 0  org 983046  ;rom address pointer ;8 bit variable MSG8  in ram  MSG8: do 0  org 983046  ;rom address pointer ;8 bit variable MSG9  in ram  MSG8: do 0  org 983046  ;rom address pointer ;8 bit variable MSG9				irom address pointer
in ram  MSG2: do 0  orq 983046  ;define 8-bit storage org 1023  in ram  MSG3: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG4: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG5: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG6: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG6: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG6: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG7: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG7: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG8: do 0  orq 983046  ;define 8-bit storage orq 1023  in ram  MSG9: do 0  orq 983046  ;rom address pointer  ;8 bit variable MSG9  in ram  MSG9: do 0  orq 983046  ;rom address pointer		idetine		• 9 - 1 h 3 MCC3
MSG2: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG3: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG4: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG5: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG5: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG6: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG6: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;rom address pointer ;8 bit variable MSG8 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;rom address pointer ;8 bit variable MSG9	,		org 1025	io bit variable MSG2
rom address pointer  idefine 8-bit storage org 1023	וח		d o 0	
in ram  MSG3: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG4: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG5: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG5: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG6: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG6: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG7: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG7: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG8: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG8: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG8: do 0  org 983046 ; define 8-bit storage org 1023 in ram  MSG8: do 0  org 983046 ; rom address pointer is define 8-bit storage org 1023 in ram  MSG9: do 0  org 983046 ; rom address pointer		4362	00 0 0830/16	'nom address painter
in ram  MSG3: do 0  org 983046 ; rom address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG4  in ram  MSG4: do 0  org 983046 ; rom address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG5  in ram  MSG5: do 0  org 983046 ; rom address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG5  in ram  MSG6: do 0  org 983046 ; rom address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG6  in ram  MSG7: do 0  org 983046 ; rom address pointer ; 8 bit variable MSG7  in ram  MSG7: do 0  org 983046 ; rom address pointer ; 8 bit variable MSG7  in ram  MSG8: do 0  org 983046 ; rom address pointer ; 8 bit variable MSG8  in ram  MSG8: do 0  org 983046 ; rom address pointer ; 8 bit variable MSG8  in ram  MSG9: do 0  org 983046 ; rom address pointer ; 8 bit variable MSG9  in ram  MSG9: do 0  org 983046 ; rom address pointer		:dofine		From address buttler
in ram  MSG3: do 0  org 983046  ;tdefine 8-bit storage org 1023 ;8 bit variable MSG4  in ram  MSG4: do 0  org 983046 ;tdefine 8-bit storage org 1023 ;8 bit variable MSG5  in ram  MSG5: do 0  org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG5  in ram  MSG6: do 0  org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG6  in ram  MSG6: do 0  org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram  MSG7: do 0  org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram  MSG8: do 0  org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram  MSG8: do 0  org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: do 0  org 983046 ;rom address pointer ;8 bit variable MSG9  in ram  MSG9: do 0  org 983046 ;rom address pointer		7 3 6 1 1 11 6		:8 hit variable MSG3
MSG3: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG4  in ram MSG4: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG5  in ram MSG5: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG5  in ram MSG6: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG6  in ram MSG6: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG7  in ram MSG7: do 0 org 983046 ; define 8-bit storage org 1023 ; 8 bit variable MSG7  in ram MSG7: do 0 org 983046 ; from address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG7  in ram MSG8: do 0 org 983046 ; from address pointer ; define 8-bit storage org 1023 ; 8 bit variable MSG8  in ram MSG8: do 0 org 983046 ; from address pointer ; 8 bit variable MSG9  in ram MSG9: do 0 org 983046 ; rom address pointer	in	ram	0, 9, 1023	70 010 70, 10010 7000
in ram  MSG4: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG5: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG6: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG6: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG7: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG9: db 0  ord 983046 ; rom address pointer			do 0	
in ram  MSG4: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG5: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG6: db 0  ord 983046 ; rom address bointer ; define 8-bit storage ord 1023 in ram  MSG6: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG7: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG8: db 0  ord 983046 ; rom address pointer ; define 8-bit storage ord 1023 in ram  MSG9: db 0  ord 983046 ; rom address pointer			org 983046	rom address pointer
MSG4: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG5: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG6: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;define 8-bit storage org 1023 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer		;define		
MSG4: do 0 org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG5  in ram MSG5: do 0 org 983046 ;tefine 8-bit storage org 1023 ;8 bit variable MSG6  in ram MSG6: do 0 org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG6  in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram MSG7: do 0 org 983046 ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram MSG8: do 0 org 983046 ;rom address pointer ;8 bit variable MSG8  in ram MSG8: do 0 org 983046 ;rom address pointer			org 1023	;8 bit variable MSG4
in ram  MSG5: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG7: db 0  ord 983046  in ram  MSG7: db 0  ord 983046  in ram  MSG8: db 0  ord 983046  in ram  MSG9: db ord ram  in r	in	ram		
in ram  MSG5: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG6: db 0  ord 983046  in ram  MSG7: db 0  ord 983046  in ram  MSG7: db 0  ord 983046  in ram  MSG8: db 0  ord 983046  in ram  MSG9: db ord ram  in r		MSG4:	do 0	
in ram  MSG5: do 0  org 983046  in ram  MSG6: do 0  org 1023  in ram  MSG6: do 0  org 983046  in ram  MSG6: do 0  org 983046  in ram  MSG7: do 0  org 983046  in ram  MSG7: do 0  org 983046  in ram  MSG8: do 0  org 983046  in ram  MSG9: do 0  org 983046			org 983046	;rom address pointer
MSG5: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG6 in ram MSG6: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG7 in ram MSG7: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG7 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer		;define	-	
MSG5: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG6 in ram MSG6: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG7 in ram MSG7: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG7 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8 in ram MSG9: do 0 org 983046 ;rom address pointer			org 1023	;8 bit variable MSG5
in ram  MSG7: db 0  org 983046  in ram  MSG8: db 0  org 1023  in ram  MSG7: db 0  org 983046  in ram  MSG8: db 0  org 983046  in ram  MSG9: db 0  org 983046  irom address bointer	וח		-1-	
in ram  MSG6: db 0  org 983046  in ram  MSG7: db 0  org 983046  in ram  MSG7: db 0  org 983046  in ram  MSG8: db 0  org 983046  in ram  MSG9: db 0  org 983046		M 3 G 3 :	0070/16	•
org 1023 ;8 bit variable MSG6  in ram  MSG6: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram  MSG7: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG9  in ram  MSG9: db 0  org 983046 ;rom address pointer		:define		rom address bointer
in ram  MSG6: db 0  org 983046  ;define 8-bit storage org 1023 ;8 bit variable MSG7  in ram  MSG7: db 0  org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: db 0  org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: db 0  org 983046 ;rom address pointer ;8 bit variable MSG9  in ram  MSG9: db 0  org 983046 ;rom address pointer		7 36 1 1116		:8 bit variable MSG6
MSG6: db 0 org 983046 ; define 8=bit storage org 1023 ; 8 bit variable MSG7  in ram MSG7: db 0 org 983046 ; define 8=bit storage org 1023 ; 8 bit variable MSG8  in ram MSG8: db 0 org 983046 ; rom address pointer ; define 8=bit storage org 1023 ; 8 bit variable MSG8  in ram MSG8: db 0 org 983046 ; rom address pointer ; define 8=bit storage org 1023 ; 8 bit variable MSG9  in ram MSG9: db 0 org 983046 ; rom address pointer	in	ram	0, 9	70 51( 701 10510 11000
org 983046 ;rom address pointer idefine 8-bit storage org 1023 ;8 bit variable MSG7  in ram MSG7: db 0 org 983046 ;rom address pointer idefine 8-bit storage org 1023 ;8 bit variable MSG8  in ram MSG8: db 0 org 983046 ;rom address pointer idefine 8-bit storage org 1023 ;8 bit variable MSG8  in ram MSG9: db 0 org 983046 ;rom address pointer in ram MSG9: db 0 org 983046 ;rom address pointer			do 0	
in ram  MSG8: db 0  org 983046  in ram  MSG9: db 0  org 983046				; rom address pointer
in ram  MSG7: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG8  in ram  MSG8: db 0  org 983046 ;rom address pointer  ;define 8-bit storage org 1023 ;8 bit variable MSG9  in ram  MSG9: db 0  org 983046 ;rom address pointer		; define	8-bit storage	
MSG7: db 0 org 983046 ;rom address pointer ;define 8=bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: db 0 org 983046 ;rom address pointer ;define 8=bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: db 0 org 983046 ;rom address pointer			org 1023	;8 bit variable MSG7
org 983046 ;rom address pointer ;define 8=bit storage org 1023 ;8 bit variable MSG8 in ram MSG8: dp 0 org 983046 ;rom address pointer ;define 8=bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: dp 0 org 983046 ;rom address pointer	in			
in ram  MSG8: do 0  org 983046  in ram  idefine 8-bit storage  org 983046  in ram  MSG9: do 0  org 983046		MSG7:		
ord 1023 ;8 bit variable MSG8 in ram MSG8: do 0 ord 983046 ;rom address pointer ;define 8-bit storage ord 1023 ;8 bit variable MSG9 in ram MSG9: do 0 ord 983046 ;rom address pointer			,	<pre>;rom address pointer</pre>
in ram MSG8: do 0 org 983046 ;rom address pointer ;define 8-bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer		;define		
MSG8: do 0 org 983046 ;rom address pointer ;define 8=bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer			orq 1023	;8 bit variable MSG8
org 983046 ;rom address pointer idefine 8=bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer	רו		4- 0	
;define 8=bit storage org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer		M360:		•
org 1023 ;8 bit variable MSG9 in ram MSG9: do 0 org 983046 ;rom address pointer		:defice	•	, nom address pointer
in ram MSG9: do 0 org 983046 ;rom address pointer		, Je i lile		:8 hit vaciable MSG9
MSG9: do 0 org 983046 ;rom address pointer	in	ram	019 1023	70 DIC Variable 30 7
org 983046 ; rom address pointer			do 0	
				irom address pointer
		; define	*	•



```
org 1023 ;8 bit variable TMLUCA
in ram
     TMLOCA:
                 do
                        983046
                 ora
                                     :rom address pointer
     idefine 8-bit storage
                       1023
                                   ;8 bit variable ILOGIN
                 ora
in ram
     TLOGIN:
                 do
                        983046
                                     irom address pointer
                 ora
      ;define 8-bit storage
                       1023
                                    ;8 bit variable TLOGOU
                 ora
in ram
     TLOGOU:
                 do
                 ora
                        983046
                                     rom address pointer
      ; define 8-bit storage
                                    ;8 bit variable NEXIMS
                        1023
                 ora
in ram
     NEXTMS:
                        0
                 do
                       983046
                 ora
                                     rom address pointer
     idefine 8-bit storage
                        1023
                                    ;8 bit variable NEXTAC
                 ora
in ram
     NEXTAC:
                        0
                 do
                 ora 983046
                                     :rom address pointer
     ;define 8 bit storage
                       1023
                                    ;8 bit variable TPOLL
                 ora
in ram
     TPOLI:
                db
                      983046
                 ora
                                     rom address pointer
     ; define 8-bit storage
                 org 1023
                                    :8 bit variable COUNT
in ram
     COUNT:
                db
                       983046
                                     ; rom address pointer
                 ora
     ;define 8-bit storage
                ora
                       1023
                                    ;8 bit variable CLOCK
in ram
     CLOCK:
                db
                       983046
                 ora
                                     rom address pointer
     ;procedure KEYINM
     aKEYINM:
                noo
                                        ;entry point for
KEYINM
     ;detect condition-type input (16-bit)
                in
                        AX.0 ; sense environmental data
                         KEYFLG, AX
                TOV
     itest for equality between KEYFLG and alCO1 (16-pit)
                TOV
                        aT01.1
                                      ipresuppose equality
                        AX, KEYFLG
                                        ;fetch KEYFLG
                TOV
                        AX, 2C01
                                      ; compare arguments
                CmD
                        8+4
                iz
                                        ;end routine if
```



```
true
                         DT01,0
                                        inot equal, wI01 = 0
                  TOV
      ;branch on false
                          AL, aTO1
                                         ;load value into
                  TOV
accumulator
                          AL,O
                                           ; compare to zero
                  CmD
                                         jiump to a01 if
                          a01
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC01
                                         iassign acul
                  nov
                           KEYINM, AX
                  TOV
                                            ; to KEYINM
      201:
                                         :define location @01
                acn
      ;procedure KBINPM
      aKBINPY:
                                            ;entry point for
                 กวอ
K3INPM
      assign value of one variable to another variable
(16-bit)
                           AX, aCO2
                                        :assign 0002
                  TOV
                           MENU. AX
                                          ; to MENU
                  TOV
      ;send condition-type output (16-bit)
                           AX, MENU
                                       ;issue control
                  no v
                           0 , A X
                  buc
      ;detect condition-type input (16-bit)
                  in
                           AX,1
                                   ; sense environmental data
                           KEYCHA, AX
                  TOV
      itest for equality between KEYCHA and @C01 (16-pit)
                          aT01,1
                  TOV
                                         presuppose equality
                          AX. KEYCHA
                                           ; fetch KEYCHA
                  nov
                          AX, DC01
                                         ; compare arguments
                 CmD
                          8+4
                                           ;end routine if
                  iz
true
                 nov
                          aT01,0
                                         ; not equal, alon = 0
      ; oranch on false
                 TOV
                          AL, DTO1
                                         :load value into
accumulator
                          AL, O
                 cmo
                                           ; compare to zero
                          206
                                         ; jumo to au2 if
                 iΖ
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  m o v
                           AX, DCO1
                                         ;assign aCO1
                                            ; to MINTAC
                           MINTAC.AX
                  TOV
      :506
                                         :define location a02
                 acn
      itest for equality between KEYCHA and aco3 (16-bit)
                          aT01,1
                  nov
                                         ; presuppose equality
                          AX, KEYCHA
                                           ; fetch KEYCHA
                  TOV
                 CmD
                          AX, aco3
                                         ; compare arguments
                 jΖ
                          8+4
                                           ;end routine if
```

true



```
aT01.0
                                          inot equal, 3 \text{TO1} = 0
                   TOV
      ipranch on false
                           AL. aTO1
                                           ;load value into
                   TOV
accumulator
                           AL, O
                  cmp
                                             ; compare to zero
                           203
                                           ; jump to a)03 if
                  iz
false(=0)
      assign value of one variable to another variable
(16-bit)
                  TOV
                            AX. DC01
                                           ;assign acol
                            MMSGDS, AX
                                              ; to MMSGDS
                  TOV
                                           :define location a03
      203:
                 acn
      itest for equality between KEYCHA and @CO4 (16-pit)
                           a101.1
                                           ipresuppose equality
                  TOV
                           AX, KEYCHA
                                             ifetch KEYCHA
                  TOV
                           AX. aCO4
                  cmo
                                           ; compare arguments
                           8+4
                  iz
                                             ;end routine if
true
                                           inot equal, alo 1 = 0
                           aT01.0
                  TOV
      pranch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                  C m D
                           AL.O
                                             ; compare to zero
                  iz
                           204
                                           ; iumo to a04 if
false(=0)
      assign value of one variable to another variable
(16-bit)
                            AX. 2001
                                           ;assign acol
                  TOV
                            MLOCAT, AX
                                              ; to MLOCAT
                  TOV
      204:
                                           :define location @04
                 qcn
      itest for equality between KEYCHA and aCO5 (16-bit)
                  TOV
                           2) [ 0 1 . 1
                                           ioresuppose equality
                           AX, KEYCHA
                                             ; fetch KEYCHA
                  TOV
                           AX, acos
                  cmb
                                           ; compare arguments
                           8+4
                  iz
                                             iend routine if
true
                  TOV
                           aT01,0
                                           inot equal, \partial TO1 = 0
      ; oranch on false
                                           ;load value into
                           AL. aTO1
                  TOV
accumulator
                           AL.O
                  CmD
                                             ; compare to zero
                           a)05
                                           ; iump to a05 if
                  jΖ
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, acol
                                           ;assign acol
                  TOV
                            MCLOCK, AX
                                              ; to MCLUCK
                  TOV
                                           :define location a05
      205:
                 nop
      itest for equality between KEYCHA and @CO6 (16-pit)
                           aT01.1
                                           ipresuppose equality
                  TOV
                           AX, KEYCHA
                                             ; fetch KEYCHA
                  TOV
```



```
AX, aCO6
                 cmp
                                       ; compare arguments
                 iz
                        $ +4
                                         ;end routine if
true
                        aT01.0
                                      inot equal, aT01 = 0
                 TOV
      ibranch on false
                 nov
                        AL, aTO1
                                       :load value into
accumulator
                        AL, O
                 cmp
                                        ; compare to zero
                        จ06
                 iz
                                      ; iump to a06 if
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                 mov
                          AX, DCO1
                                       ;assign aCO1
                         MLOGIN, AX
                                          : to MLOGIN
                 TOV
                                       :define location au6
      a06:
                nop
      ;assign value of one variable to another variable
(16-bit)
                         AX, DCO2 ;assign DCO2
                 TOV
                          KEYINM, AX
                                         ito KEYINM
                 TOV
      Carocedure MINIAC
      aMINIAC:
                                          ;entry point for
                noo
MINTAC
      ;detect condition=type input (16-bit)
                 in
                          AX,2 ; sense environmental data
                         KEYCHA.AX
                 TOV
      ; procedure INTAC
      aINTAC: noo
                                         ;entry point for
INTAC
      ;assign value of one variable to another variable
(16-bit)
                         AX, aCO1 ; assign aCO1 MENU, AX ; to MENU
                 TOV
                 TOV
      ;send condition-type output (16-bit)
                         AX, MENU ; issue control
                 TOV
                          2.AX
                 out
      ;detect condition-type input (16-bit)
                         AX,3 ; sense environmental data
                 in
                          KEYCHA, AX
                 TOV
      itest for equality between KEYCHA and @CO2 (16-bit)
                        aT01,1
                 TOV
                                      ioresupoose equality
                         AX, KEYCHA
                                         ; fetch KEYCHA
                 TOV
                        AX, 9C02
                 CMD
                                      ; compare arguments
                        5+4
                                         ;end routine if
                 jz
true
                        \partial T01,0 ; not equal, \partial T01 = 0
                 TOV
      ; branch on false
                        AL, aTO1
                 TOV
                                       ;load value into
accumulator
                       AL, O
                                        compare to zero
                 CmD
```



```
jz 207
                                 iump to a 07 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                           AX. DC 01
                                        ;assign acol
                           KEYINM, AX
                                          ; to KEYINM
                 TOV
                                        :define location 207
      207:
                nop
      itest for equality between KEYCHA and aCO1 (16-bit)
                 TOV
                         2101,1
                                        ;presuppose equality
                         AX, KEYCHA
                                          ; fetch KEYCHA
                 TOV
                 c m o
                         AX, aCO1
                                        ; compare arguments
                 iz
                         8+4
                                          ;end routine if
true
                         0101.0
                                        inot equal, 2001 = 0
                 TOV
      ioranch on false
                         AL, DTO1
                                        ;load value into
                 no v
accumulator
                 cmp
                         AL.O
                                          ; compare to zero
                         208
                                        iump to a08 if
                 j z
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                         AX, aCO1
                                        ;assign aCO1
                          SMMANU, AX
                                           ; to SMMANU
                 TOV
      a08:
                                        :define location a08
                nop
      itest for equality between KEYCHA and aco3 (16-oit)
                 TOV
                         a) T O 1 . 1
                                        ipresuppose equality
                         AX, KEYCHA
                                          ;fetch KEYCHA
                 TOV
                         AX, 9003
                 Cmp
                                        ; compare arguments
                         5+4
                 iΖ
                                          ;end routine if
true
                                       inot equal, \partial TO1 = 0
                 TOV
                         2101.0
      ; branch on false
                         AL, PTO1
                                        ;load value into
                 TOV
accumulator
                         AL, O
                 C m D
                                         ; compare to zero
                         209
                                        ; jump to a009 if
                 jΖ
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                 TIOV
                         AX, DCO1
                                        ;assign acol
                          SMAUTO, AX
                                           ; to SMAUTO
                 TOV
      209:
                                        :define location a09
                gen
      ;assign value of one variable to another variable
(16-bit)
                          SODE rassian acos
                 MOV
                          MINTAC, AX
                 TOV
                                          ; to MINTAC
      ; procedure SMMANU
      asmmanu:
                 nop
                                           ;entry point for
SMMANU
```



```
;detect condition=type input (16=bit)
                 in
                         AX,4 ; sense environmental data
                          KEYCHA, AX
                 TOV
      ;procedure MANUAL
      avanual: noo
                                          ;entry point for
MANUAL
      itest if ACO not equal \partial CO2 then \partial TO1 = 1 (16-pit)
                        aT01,1
                                      ;presuppose
                 mov
inequality
                        AX, ACO
                                     ifetch ACO
                 TOV
                         AX, aC02
                 cmo
                                      ; compare arguments
                         $+4
                 ine
                                        ;end routine if
true
                        TO1,0
                                      iequal, alone = 0
                 TOV
      ipranch on false
                         AL, 2 TO 1
                                       ;load value into
                 TOV
accumulator
                 cmo
                        AL,O
                                        ; compare to zero
                        ล10
                                      ; iump to all if
                 i z
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                         AX, 0002 ;assign 0002
                         POLL, AX
                                       ; to POLL
                 TOV
      ; send condition-type output (16-bit)
                      AX, POLL ; issue control
                 TOV
                 out
                         4 , 4 x
      210:
                                      :define location all
                acn
      itest if AC1 not equal \Im CO2 then \Im TO1 = 1 (16-bit)
                        aT01,1
                 MOV
                                      ; presuppose
inequality
                        AX,AC1
                                     ifetch AC1
                 TOV
                         2006, XA
                 cmo
                                      ; compare arguments
                         8+4
                 ine
                                         ;end routine if
true
                                      ;equal, 2T01 = 0
                        aT01,0
                 MOV
     ; pranch on false
                        AL, aTO1
                                       ;load value into
                 TOV
accumulator
                        AL, O
                 CMD
                                        ; compare to zero
                 iz
                        011
                                      ; jump to all if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                         AX, 9C01
                                      ;assign @C01
                 TOV
                                       ito POLL
                         POLL, AX
                 TOV
      ;send condition-type output (16-bit)
                         AX, POLL
                                  ;issue control
                 TOV
                          6.AX
                 out
     all:
                                      :define location all
               nop
```



```
itest if AC2 not equal aCO2 then aTO1 = 1 (16-bit)
                         aro1.1
                                        ; presuppose
                 TOV
inequality
                         AX,AC2
                                      ; fetch AC2
                 TOV
                         AX, 2002
                                       ; compare arguments
                 C m D
                         $+4
                                          ;end routine if
                 ine
true
                         aT01.0
                                       iequal, \Im T01 = 0
                 TOV
      pranch on false
                         AL, DTO1
                                        ;load value into
                 TOV
accumulator
                         AL,O
                                          ; compare to zero
                 CmD
                         212
                 iz
                                       jump to all if
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                         AX, DC 03
POLL, AX
                                        ;assign aco3
                 TOV
                                        ito POLL
                 MOV
      ;send condition-type output (16-bit)
                         AX, POLL
                                     ;issue control
                 TOV
                          8 . A X
                 put
      a12:
                                        :define location 012
                acn
      itest if AC3 not equal aC02 then aT01 = 1 (16-bit)
                         DT01,1
                                        ; presuppose
                 TOV
inequality
                                       ; fetch AC3
                         AX,AC3
                 MOV
                 cmo
                         AX, 9002
                                       ; compare arguments
                         5+4
                 ine
                                          ;end routine if
true
                 mov
                         al01.0
                                      iequal, <math>\partial T01 = 0
      ; branch on false
                         AL, aTO1
                                        ;load value into
                 TOV
accumulator
                         AL, O
                                          ; compare to zero
                 Cmp
                 jz
                         a13
                                       ; jump to all if
false(=0)
      assign value of one variable to another variable
(16-bit)
                          AX, 0C04 ;assign 0C04
                 TOV
                         POLL, AX
                                        ; to POLL
                 TOV
      ; send condition-type output (16-bit)
                         AX, POLL
                                   issue control
                 TOV
                          10,4X
                 but
      213:
                                        :define location 013
                nop
      itest if AC4 not equal aco2 then alo1 = 1 (16-bit)
                         aT01,1
                                       ; oresuppose
                 MOV
inequality
                 mov
                         AX,AC4
                                      ; fetch AC4
                         4x,ac02
                 CmD
                                       ; compare arguments
                         $+4
                                         ;end routine if
                 ine
true
```



```
\Im T01.0 ; equal, \Im T01 = 0
                 TOV
     ; branch on false
                         AL, aTO1
                                        ;load value into
                 MOV
accumulator
                 c m c
                        AL.O
                                         ; compare to zero
                         214
                                       jiumo to al4 if
                 jz
false(=0)
      assign value of one variable to another variable
(16-bit)
                 mov AX, acos ;assign acos
                          POLL, AX
                                        ito POLL
                 TOV
      ;send condition=type output (16=bit)
                         AX, POLL
                 TOV
                                     ; issue control
                          12,AX
                 buc
      a14:
                                        :define location a)14
                nap
      itest if AC5 not equal \Im CO2 then \Im TO1 = 1 (16-bit)
                 TIOV
                        aT01,1
                                       ; presuppose
inequality
                         AX,AC5
                                       ; fetch AC5
                 TOV
                         AX, 0C02
                 cmb
                                       ; compare arguments
                         $+4
                                         ;end routine if
                 ine
true
                         2)101.0
                                       ;equal, 0T01 = 0
                 TOV
    ; oranch on false
                        AL, DTO1
                                        ; load value into
                 TOV
accumulator
                        AL, O
                                         ; compare to zero
                 CmD
                        a15
                                       ; jump to all if
                 jz
false(=0)
     ; assign value of one variable to another variable
(16-bit)
                         AX, aCO6
                                       ;assign acob
                 TOV
                 TOV
                                       ito POLL
      ; send condition-type output (16-bit)
                         AX, POLL
                 TOV
                                     ;issue control
                          14,AX
                 out
      215:
                                        :define location 015
                acn
      ; test if AC6 not equal \partial CO2 then \partial FO1 = 1 (16-bit)
                 TOV
                        2101,1
                                       ; oresuppose
inequality
                         AX, AC6
                                      ; fetch AC6
                 TOV
                         2006 XA
                 Cmo
                                       ; compare arguments
                                         ;end routine if
                         8+4
                 jne
true
                        D.101.0
                                       ; equal, aT01 = 0
                 TOV
      ; oranch on false
                 TIOV
                         AL, aTO1
                                        :load value into
accumulator
                 CMD
                        AL, O
                                         ; compare to zero
                         116
                                      jump to allo if
                 jz
false(=0)
```



```
;assign value of one variable to another variable
(16-pit)
                          Ax, acor ;assign acor
POLL, Ax ;to POLL
                  TOV
                  TOV
      ;send condition-type output (16-bit)
                          AX, POLL
                                     ;issue control
                 TOV
                           16.4X
                 out
      a16:
                                         :define location 016
      itest if AC7 not equal \Im CO2 then \Im TO1 = 1 (16-bit)
                         aT01.1
                 TOV
                                        ; presuppose
inequality
                          AX.AC7
                                        : fetch AC7
                  TOV
                          2036,XA
                 cmo
                                       ; compare arguments
                          5+4
                                          ;end routine if
                 ine
true
                          aro1.0
                                        iequal, alon = 0
                 TOV
      ; branch on false
                          AL, DTO1
                                         ;load value into
                 TOV
accumulator
                          AL.O
                                          ; compare to zero
                 c m o
                         ə17
                                         jiump to all if
                 12
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          4x, acos
                                        ;assign aco8
                 TOV
                           POLL, AX
                                         ; to POLL
                  TOV
      ;send condition-type output (16-bit)
                        AX, POLL
                 TOV
                                     issue control
                          18,AX
                 put
                                        :define location @17
      @17:
                nop
      itest if AC8 not equal \partial CO2 then \partial TO1 = 1 (16-pit)
                         aT01,1
                                        ; presuppose
                 TOV
inequality
                          AX,AC8
                                      ifetch AC8
                 TOV
                          S006.XA
                 Cmb
                                        ; compare arguments
                          3+4
                 ine
                                           ;end routine if
true
                         2101.0
                                        ;equal, 2T01 = 0
                 TOV
      ; branch on false
                 TOV
                         AL, aTO1
                                        ;load value into
accumulator
                 C m D
                          AL.O
                                          ; compare to zero
                          218
                                        jump to al8 if
                 jz
false(=0)
      ; assign value of one variable to another variable
(16-bit)
                          AX, 9009
                                       ;assign DC09
                 TOV
                                         ; to POLL
                 TOV
                          POLL, AX
      ;send condition-type output (16-bit)
                          AX, POLL ; issue control
                 TOV
                           20,AX
                 out.
```



```
a18:
                                      :define location 018
              nap
      itest if AC9 not equal AC02 then AT01 = 1 (16-bit)
                        aT01,1
                TOV
                                      ; presuppose
inequality
                        AX,AC9
                                    ; fetch AC9
                 TOV
                        S006,XA
                 cmp
                                      ; compare arguments
                        5+4
                 ine
                                        iend routine if
true
                        DT01.0
                 TOV
                                      ;equal, 0T01 = 0
     ; pranch on false
                        AL, DTO1
                                       ;load value into
                 TOV
accumulator
                 cmb
                        AL.O
                                        icompare to zero
                        a19
                                      ; jump to all if
                 jz
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                        AX, aC10 ;assign aC
POLL, AX ;to POLL
                                      ;assign aC10
                 TOV
                 TOV
      ;send condition-type output (16-bit)
                        AX, POLL ; issue control
                 TOV
                         22.AX
                 out
                                      :define location al9
               nap
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                         AX, aco2 ;assign aco2
                         SMMANU, AX
                                        to SMMANU
                 MOV
      ; procedure SMAUTO
     asmauto:
                acn
                                         ;entry point for
SMAUTO
      ;detect condition=type input (16=bit)
                        Ax.5 ; sense environmental data
                in
                        KEYCHA.AX
                TOV
      OTUA erubesorc;
     aAUTO: nop
                                       ;entry point for
AUTO
      ;assign value of one variable to another variable
(16-bit)
                         AX, aCO3 ; assign aCO3
MENU, AX ; to MENU
                TOV
                 TOV
      ;send condition-type output (16-bit)
                         AX, MENU ; issue control
                 TOV
                         24.AX
                 but
      ;detect condition=type input (16=bit)
                 in
                         AX,6 ;sense environmental data
                         KEYCHA, AX
                 MOV
      itest for equality between KEYCHA and aco2 (16-bit)
                        aT01,1 ; presuppose equality
                 MOV
                        AX, KEYCHA
                                        ;fetch KEYCHA
                 TOV
```



```
S036,XA
                                          ; compare arguments
                  C m D
                           $+4
                                            ;end routine if
                  iz
true
                                          inot equal, \Im T01 = 0
                  TOV
                           aT01.0
      ibranch on false
                           AL, DTO1
                                          ;load value into
                  nov
accumulator
                           AL.O
                                            ; compare to zero
                  c m ɔ
                           020
                  jΖ
                                          ; iump to a20 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, DC01
                                          ;assign aC01
                  TOV
                           KEYINM, AX
                                             ; to KEYINM
                  TOV
                                          :define location a20
      950:
                 acn
      itest for equality between KEYCHA and aCO1 (16-pit)
                           @T01,1
                                          ;presuppose equality
                  TOV
                           AX, KEYCHA
                                            ; fetch KEYCHA
                  TOV
                           AX, acol
                  CmD
                                          ; compare arguments
                           8 + 4
                                            end routine if
                  iz
true
                  nov
                           2101,0
                                          inot equal, nT01 = 0
      ioranch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                           AL.O
                  cmo
                                            ; compare to zero
                                          ; jump to a21 if
                           จ21
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, aC11
                                          ;assign 0011
                  TOV
                           INTPER, AX
                                             ; to INTPER
                  TOV
                                          :define location @21
      a21:
                 acn
      itest for equality between KEYCHA and @CO3 (16-bit)
                  TOV
                           DT01.1
                                          ; presuppose equality
                           AX, KEYCHA
                                            ; fetch KEYCHA
                  TOV
                           AX, 2003
                                          ; compare arguments
                  CmD
                           $ + 4
                                            ;end routine if
                  iz
true
                           2101,0
                  TOV
                                          inot equal, \partial TO1 = 0
      ibranch on false
                           AL. 2TO1
                                          ;load value into
                  TOV
accumulator
                           AL, 0
                  CMD
                                            ; compare to zero
                           955
                                          ; iumo to a22 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, 0C12
                                          :assign aC12
                  TOV
                            INTPER.AX
                                             ; to INTPER
                  TOV
      :556
                                          :define location a22
                 noo
```



```
itest for equality between KEYCHA and aCO4 (16-bit)
                           aT01.1
                                          ;presuppose equality
                  nov
                           AX, KEYCHA
                                             ; fetch KEYCHA
                  TOV
                           AX, 2004
                                          ; compare arguments
                  c m o
                           8+4
                                             ;end routine if
                  iz
true
                           aT01.0
                                          inot equal, a)101 = 0
                  TOV
      ioranch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                                            ; compare to zero
                  cmo
                           AL, 0
                           223
                                          ; jump to a23 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC13
                                          ;assign a)C13
                  TOV
                           INTPER, AX
                                              ; to INTPER
                  TOV
                                           :define location 023
      a23:
                 nop
      itest for equality between KEYCHA and aCO5 (16-bit)
                           DT01.1
                                          ipresuppose equality
                  TOV
                                             ; fetch KEYCHA
                           AX, KEYCHA
                  TOV
                           AX, 2005
                  C m D
                                          ; compare arguments
                           5+4
                                             ;end routine if
                  iz
true
                                          inot equal, 2101 = 0
                  TOV
                           a) T 0 1, 0
      ; pranch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                  c m o
                           AL, 0
                                             icompare to zero
                           224
                                          ilump to a24 if
                  iΖ
false(=0)
      assign value of one variable to another variable
(16-bit)
                           AX, DC14
                                          :assign aC14
                  TOV
                           INTPER, AX
                                              ; to INTPER
                  TOV
      724:
                                          :define location @24
                 acn
      itest for equality between KEYCHA and ∂CO6 (16-bit)
                           aro1,1
                  TOV
                                          ; presuppose equality
                           AX, KEYCHA
                                             ; fetch KEYCHA
                  TOV
                  C m D
                           AX, aCO6
                                          ; compare arguments
                           8+4
                                             ;end routine if
                  iz
true
                                          inot equal, \omega T01 = 0
                  TOV
                           2101,0
      ; pranch on false
                           AL, aTO1
                                           ;load value into
                  TOV
accumulator
                           AL, 0
                                             ; compare to zero
                  CmD
                                          ilump to a25 if
                  jΖ
                           25
false(=0)
      ;assign value of one variable to another variable
(16-bit)
```



```
AX, DC06
                                       ;assign acob
                 TOV
                                          ; to INTPER
                         INTPER.AX
                 TOV
                                       :define location a25
      a25:
                nop
      itest for equality between KEYCHA and acor (16-bit)
                 TOV
                         aT01,1
                                       ¿presuppose equality
                         AX, KEYCHA
                                         ; fetch KEYCHA
                 TOV
                         AX, aco7
                 cmo
                                       ; compare arguments
                         8+4
                 iz
                                         ;end routine if
true
                         aT01.0
                                      inot equal, \Im T01 = 0
                 TOV
      pranch on false
                         AL, aTO1
                                       iload value into
                 TOV
accumulator
                         AL, O
                                        ; compare to zero
                 CMD
                         256
                                       ; jump to a26 if
                 iz
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                         AX, aCO1
                                       ;assign 0001
                 TOV
                         INTPER, AX
                                          ; to INTPER
                 TOV
                                       :define location @26
      26:
                nop
     ;assign value of one variable to another variable
(16-bit)
                         AX,CLOCK
                                       ;assign CLOCK
                 TOV
                         INTTIM, AX
                                         ; to INTTIM
                 TOV
      ;assign value of one variable to another variable
(16-bit)
                         AX, DC02
                                      ;assign aco2
                 TOV
                 TOV
                         SMAUTO, AX
                                         ; to SMAUTO
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                         AX, aCO1
                                      ;assign acol
                         TPOLL, AX
                                        ; to TPOLL
                 TOV
      ; procedure TPOLL
      aTPOLL:
                noo
                                         ientry point for
TPOLL
      ; subtract 15-pit CLOCK - INTTIM = 9T01
                         AX,CLOCK
                                        ; fetch subtrahend
                 TOV
                         AX, INTTIM
                                        ifecth and subtract
                 SUD
minuend
                 nov alol, Ax
                                      istore answer in allo1
      itest if DTOlgreater than INTPER then DTO1 = 1
(16-bit)
                        2101.1
                                       ;presuppose arg1 >
                 TOV
Spra
                         AX, DTO1
                                       ; fetch alo1
                 TOV
                         AX, INTPER
                 CmD
                                         ; compare arguments
                         8+4
                                         ;end routine if
                 ja
true
                        2101,0
                                      ;not > , aT01 = 0
                 TOV
```



```
ibranch on false
                  TOV
                          AL, DTO1
                                         ;load value into
accumulator
                          AL, O
                                           ; compare to zero
                  CmD
                          227
                  iz
                                         ; iump to a27 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC01
                                         ;assign acol
                  TOV
                                           to TPOLL
                  TOV
                           TPOLL, AX
                                         :define location a27
      a27:
                acn
      ;procedure POLLAU
      aPOLLAU:
                nop
                                            jentry point for
POLLAU
      ; test if ACO not equal \Im CO2 then \Im TO1 = 1 (16-bit)
                          DT01,1
                                         ; presuppose
                  TOV
inequality
                          AX,ACO
                                        ; fetch ACO
                  TOV
                          2006,XA
                                        ; compare arguments
                  CmD
                  ine
                          $+4
                                           ;end routine if
true
                          aro1,0
                                        ;equal, 0101 = 0
                  TOV
      ; branch on false
                          AL, DTO1
                                         ;load value into
                  TOV
accumulator
                          AL, O
                                           ; compare to zero
                  cmo
                          228
                                         jiump to a28 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, 3C02
                                        ;assign aco2
                  TOV
                          POLL, AX
                  TOV
                                         ; to POLL
      ;send condition-type output (16-bit)
                          AX, POLL
                  TOV
                                      ; issue control
                          26,AX
                  out.
      228:
                                         :define location 028
                nop
      ; test if AC1 not equal \Im CO2 then \Im TO1 = 1 (16-pit)
                 TOV
                          aro1,1
                                         ; presuppose
inequality
                          AX, AC1
                                        ;fetch AC1
                  TOV
                          AX, aco2
                  CmD
                                         ; compare arguments
                          8+4
                                           ;end routine if
                  ine
true
                          2T01,0
                                        ; equal, \partial TO1 = 0
                  TOV
      ; branch on false
                  TOV
                          AL, aTO1
                                         ;load value into
accumulator
                          4L,0
                  CmD
                                           ; compare to zero
                          229
                  iz
                                         ; iump to a29 if
false(=0)
```



```
;assign value of one variable to another variable
(16-bit)
                          AX.aCO1
                                        :assign aCO1
                 TOV
                           POLL, AX
                                        ; to POLL
                 TOV
      ; send condition-type output (16-bit)
                          AX, POLL
                                      ;issue control
                 TOV
                           28.AX
                 but
      a29:
                                         :define location 929
                nop
      itest if AC2 not equal \Re CO2 then \Re TO1 = 1 (16-bit)
                          DI01,1
                 TOV
                                        ; presuppose
inequality
                          SJA, XA
                                       ; fetch AC2
                 TOV
                          4x, aco2
                 c m o
                                        ; compare arguments
                 ine
                          5+4
                                          end routine if
true
                 TOV
                          DI01.0
                                        iequal, 9101 = 0
      pranch on false
                          AL.aTO1
                                         ; load value into
                 TOV
accumulator
                         AL.O
                 c m o
                                          ; compare to zero
                          930
                                         ; jump to a30 if
                 iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                          AX, 0C03
                                        iassign aco3
                           POLL, AX
                                         ; to POLL
                 TOV
      ; send condition-type output (16-bit)
                          AX, POLL
                                     ; issue control
                 TOV
                 out
                          30.AX
      a30:
                                        :define location 030
                acn
      itest if AC3 not equal \Re CO2 then \Re TO1 = 1 (16-bit)
                         aT01.1
                                        ; presuppose
                 TOV
inequality
                          AX, AC3
                                       ; fetch AC3
                 TOV
                          S036,XA
                                        ; compare arguments
                 CmD
                          $+4
                 ine
                                          ;end routine if
true
                         aT01,0
                                        ; equal, 0101 = 0
                 TOV
      ; branch on false
                          AL, aTO1
                                         ;load value into
                 TOV
accumulator
                          AL, O
                                          ; compare to zero
                 CmD
                                        jump to a31 if
                 jz
                         อ 3 1
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                                        ;assign a)CO4
                           AX, DCO4
                 TOV
                           POLL, AX
                                         ; to POLL
                 TOV
      ;send condition-type output (16-bit)
                 TOV
                          AX, POLL
                                      issue control
                           32,AX
                 buc
```



```
a31:
                                         :define location a31
                nop
      itest if AC4 not equal aCO2 then aTO1 = 1 (16-bit)
                  TOV
                          DT01.1
                                        ; presuppose
inequality
                          AX,AC4
                                        ;fetch AC4
                  TOV
                          AX, aC02
                                        ; compare arguments
                  c m o
                          9+4
                  ine
                                           ;end routine if
true
                          aT01.0
                                        ;equal, aT01 = 0
                  nov
      ; pranch on false
                          AL, DTO1
                                         :load value into
                  TOV
accumulator
                          AL, O
                                          ; compare to zero
                 cmo
                          232
                                         ; jump to a32 if
                 i z
false(=0)
      assign value of one variable to another variable
(16-bit)
                           AX, 0005
                 TOV
                                        ;assign acos
                          POLL, AX
                                         ; to POLL
                  TOV
      ; send condition-type output (16-bit)
                           AX, POLL
                  TOV
                                     ; issue control
                           34,AX
                 out
                                         :define location 332
      232:
                nop
      itest if AC5 not equal \Re CO2 then \Re TO1 = 1 (16-bit)
                         DT01,1
                 TOV
                                         ; presuppose
inequality
                          AX,AC5
                                       ; fetch AC5
                 TOV
                          AX, aco2
                 cmp
                                        ; compare arguments
                          5+4
                                          ;end routine if
                  ine
true
                         aT01,0
                                        iequal, <math>nT01 = 0
                 nov
      ibranch on false
                          AL, DTO1
                 TOV
                                         :load value into
accumulator
                 CmD
                         AL, O
                                          ; compare to zero
                         933
                                         ; iumo to al33 if
                 iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          AX. DCO6
                                        iassign acob
                 TOV
                          POLL, AX
                                         ; to POLL
                 TOV
      ;send condition-type output (16-bit)
                           Ax, POLL
                                      ;issue control
                 TOV
                 out.
                           36, AX
      233:
                nop
                                         :define location @33
      itest if AC6 not equal aC02 then aT01 = 1 (16-bit)
                          aT01,1
                 TOV
                                        ; presuppose
inequality
                          AX, AC6
                                       ifetch AC6
                 TOV
                         AX, 2002
                 Cmo
                                        ; compare arguments
                 ine
                          $ + 4
                                          ;end routine if
```



```
true
                        aT01,0
                                       iequal, 0101 = 0
                 TOV
     ;branch on false
                         AL, aTO1
                                        ;load value into
                 TOV
accumulator
                         AL, O
                                         ;compare to zero
                 cmo
                        a34
                                       ; jump to a34 if
                 iz
false(=0)
      assign value of one variable to another variable
(16-bit)
                         AX, @C07
                                       ;assign aco7
                 TOV
                                        ito POLL
                         POLL, AX
                 TOV
      ;send condition-type output (16-bit)
                         AX, POLL
                                     ;issue control
                 TOV
                          38,AX
                 out
      234:
                                       :define location 034
                nop
      ; test if AC7 not equal \Im CO2 then \Im TO1 = 1 (16-bit)
                 TOV
                         aro1,1
                                       ; presuppose
inequality
                         AX,AC7
                                      ifetch AC7
                 TOV
                         2006,XA
                 cmo
                                       ; compare arguments
                         $+4
                                         ;end routine if
                 ine
true
                 TOV
                         DT01.0
                                       iequal, alor = 0
     ; branch on false
                         AL, aTO1
                                        ;load value into
                 TOV
accumulator
                        AL, O
                                         ; compare to zero
                 CmD
                         ข35
                                       flump to a35 if
                 jz
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                 mov AX, aC08
                                       ;assign aco8
                         POLL, AX
                                       ito POLL
                 TIOV
      ;send condition-type output (16-bit)
                 TOV
                         AX, POLL
                                     ; issue control
                          40, AX
                 out.
      235:
                                        :define location 035
                nop
      itest if AC8 not equal \partial CO2 then \partial TO1 = 1 (16-pit)
                 TOV
                        9T01,1
                                       ; presuppose
inequality
                         AX,AC8
                                       ; fetch AC8
                 TOV
                         2006,XA
                                       ; compare arguments
                 CmD
                 jne
                         3+4
                                         ;end routine if
true
                 TOV
                         aT01.0
                                       iequal, alone 101 = 0
      ; oranch on false
                         AL, aTO1
                 TOV
                                        ;load value into
accumulator
                 cmp
                         AL, O
                                         ; compare to zero
                         a36
                                       ; jump to a36 if
                 jz
```



```
false(=0)
      assign value of one variable to another variable
(16-bit)
                 TOV
                        AX, 0009 ; assign 0009
                          POLL, AX
                                       ito POLL
                 TOV
      ;send condition-type output (16-bit)
                       AX, POLL ; issue control
                 TOV
                         42,AX
                 buc
      a36:
                                      :define location 936
                nop
      itest if AC9 not equal \partial CO2 then \partial TO1 = 1 (16-bit)
                       aT01.1
                 TOV
                                      ; presuppose
inequality
                        AX,AC9
                                     ;fetch AC9
                 TOV
                        S036,XA
                 cmp
                                      ; compare arguments
                 ine
                         \$ + 4
                                         ;end routine if
true
                       2101,0
                                      ;equal, 0T01 = 0
                 TOV
      ; branch on false
                        AL, aTO1
                 TOV
                                       ;load value into
accumulator
                 CmD
                       AL, O
                                        ;compare to zero
                        จ37
                                      iump to a 37 if
                 jz
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                        AX, 0C10
                 TOV
                                      ;assign aC10
                         POLL, AX
                                       ; to POLL
                 TOV
      ;send condition-type output (16-bit)
                        AX, POLL
                                    ;issue control
                 TOV
                 out .
                         44.AX
                                      :define location a37
               nop
      ;assign value of one variable to another variable
(16-bit)
                 TOV
                         TPOLL, AX
                         AX, aco2
                                      ;assign aco2
                                       ; to TPOLL
                TOV
     ; procedure MMSGDS
     aymsgps:
                nop
                                         ;entry point for
MMSGDS
     ;detect condition-type input (16-pit)
                       Ax,7 ;sense environmental data
                 in
                        KEYCHA, AX
                 TOV
     ;procedure MSGDSP
     aysGDSP:
               nop
                                          ;entry point for
     ;assign value of one variable to another variable
(16-bit)
                        AX,MSGO ;assign MSGO 
MSGVDT.AX ;to MSGVDT
                 TOV
                         MSGVDT, AX
                                      ; to MSGVDT
                 TOV
     ;send condition-type output (16-bit)
```



```
mov AX, MSGVDT ; issue control
                         46.AX
                 out
      ;assign value of one variable to another variable
(16-bit)
                         AX,MSG1 ;assign MSG1 MSGVDT,AX ;to MSGVDT
                 TOV
                 TOV
                                       ; to MSGVDT
      ; send condition-type output (16-bit)
                         Ax, MSGVDT ; issue control
                 TOV
                          48,AX
                 but
      assign value of one variable to another variable
(16-bit)
                         AX, MSG2
                                      ;assign MSG2
                 TOV
                                          ito MSGVDT
                         MSGVDT, AX
                 mo v
      ;send condition-type output (16-bit)
                         AX, MSGVDT ; issue control
                          50,AX
                 out.
      ;assign value of one variable to another variable
(16-bit)
                         AX, MSG3 ;assign MSG3
MSGVDT, AX ;to MSGVDT
                 TOV
                 TOV
      ; send condition-type output (16-bit)
                         AX, MSGVDT
                                      ;issue control
                 TOV
                          52.AX
                 out
      ;assign value of one variable to another variable
(16-bit)
                         AX. MSG4
                                       ;assign MSG4
                 TOV
                         MSGVDT, AX
                                        ; to MSGVDT
                 TOV
      ;send condition-type output (16-bit)
                         AX, MSGVDT ; issue control
                 TOV
                          54, AX
                 out.
     ;assign value of one variable to another variable
(16-bit)
                 TOV
                         AX, MSG5
                                      ;assign MSG5
                         MSGVDT, AX
                                       ; to MSGVDT
                 TOV
     ;send condition-type output (16-bit)
                         AX, MSGVDT ; issue control
                 TOV
                          56.AX
                 out.
      ;assign value of one variable to another variable
(16-bit)
                         AX, MSG6
                                      ;assign MSG6
                 TOV
                         MSGVDT, AX
                                       ; to MSGVDT
                 TOV
      ;send condition-type output (16-bit)
                          AX, MSGVDT ; issue control
                          58.AX
                 out
     ;assign value of one variable to another variable
(16-bit)
                          AX, MSG7
                                       ;assign MSG7
                 TOV
                         MSGVDT, AX
                                         ; to MSGVDT
                 TOV
      ;send condition=type output (16-bit)
                         AX, MSGVDT ; issue control
                 TOV
                         60.AX
                 ou t
```



```
;assign value of one variable to another variable
(16-bit)
                         AX, MSG8
                                       ;assign MSG8
                 TOV
                         MSGVDT, AX
                                          ; to MSGVDT
                 TOV
      ;send condition-type output (16-bit)
                         Ax, MSGVDT ; issue control
                 TOV
                          62, AX
                 out
      ;assign value of one variable to another variable
(16-bit)
                         AX, MSG9
                 TOV
                                       ;assign MSG9
                         MSGVDT, AX
                                         ; to MSGVDT
                 TOV
      ;send condition-type output (16-bit)
                         AX, MSGVDT ; issue control
                 TOV
                          64.AX
                 out
      ;assign value of one variable to another variable
(16-bit)
                         AX, aco2
                                       ;assign aCO2
                 TOV
                         MMSGDS, AX
                                          ; to MMSGDS
                 TOV
      ;procedure MLOCAT
      aMLOCAT:
                noo
                                          ;entry point for
MLOCAT
      ;detect condition=type input (16=bit)
                         AX,8
                                 ;sense environmental data
                 in
                          KEYCHA, AX
                 TOV
      ;procedure LOCATI
     DLOCATI:
                noo
                                          ;entry point for
LICATI
      ;assign value of one variable to another variable
(16-bit)
                         AX, aco4
                                   ;assign aC04
                 TOV
                         MENU, AX
                 TOV
                                        ito MENU
      ;send condition-type output (16-bit)
                         AX, MENU ; issue control
                 TOV
                          66.AX
                 out
      ;detect condition=type input (16=bit)
                 in
                         AX, 9
                                  ; sense environmental data
                          KEYCH4, AX
                 TOV
      itest for equality between KEYCHA and aco2 (16-bit)
                         aT01.1
                 TOV
                                       ipresuppose equality
                         AX, KEYCHA
                                         ; fetch KEYCHA
                 TOV
                         AX, @C02
                                       ; compare arguments
                 c m o
                         8+4
                                         ;end routine if
                 jz
true
                 TOV
                        DT01,0
                                       inot equal, 9701 = 0
      ioranch on false
                         AL, n)TO1
                                       ;load value into
                 TOV
accumulator
                 Cmb
                        AL, O
                                         ; compare to zero
                 jz
                         a38
                                       jiumo to a38 if
```



```
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  nov
                            AX. aCO1
                                          ;assign aCO1
                  TOV
                            KEYINM, AX
                                              ; to KEYINM
      a38:
                                           :define location 038
                 nop
      itest for equality between KEYCHA and @CO1 (16-pit)
                  mo v
                           aT01.1
                                          ; presuppose equality
                           AX, KEYCHA
                                             : fetch KEYCHA
                  TOV
                           AX, QC 01
                                           ; compare arguments
                  cmp
                           5 + 4
                  iz
                                            ;end routine if
true
                  TOV
                           aT01.0
                                          inot equal, \Im IO1 = 0
      ; branch on false
                           AL, DTO1
                                          ;load value into
                  TOV
accumulator
                           AL, O
                  c m o
                                            ; compare to zero
                           239
                                           ; jumo to a39 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, DC 01
                                          ;assign aC01
                  nov
                  TOV
                           NEWPOS. AX
                                              ; to NEWPOS
                                           :define location 039
      239:
                 nap
      itest for equality between KEYCHA and aco3 (16-pit)
                           PT01,1
                                          ; presuppose equality
                  TO V
                  nov
                           AX, KEYCHA
                                             ; fetch KEYCHA
                  cmb
                           AX, aco3
                                           ; compare arguments
                           5+4
                                            ;end routine if
                  iz
true
                                          inot equal, \partial TO1 = 0
                  nov
                           aT01.0
      ; branch on false
                           AL, aTO1
                  TOV
                                          ; load value into
accumulator
                           AL.O
                                             ; compare to zero
                  CmD
                           a40
                                           ; jump to a40 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, DC02
                                          :assign aco2
                  TOV
                                              ito NEWPOS
                            NEWPOS. AX
                  TOV
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC01
                                          ;assign acol
                  MOV
                  TOV
                           TMLOCA, AX
                                              ; to TMLOCA
                                           :define location 940
                 nap
      assign value of one variable to another variable
(16-bit)
                           AX, DCO2
                                          ;assign DC02
                  TOV
                           MLOCAT, AX
                                             ; to MLOCAT
                  nov
      ;
```



```
;procedure TMLOCA
     aTMLOCA:
                                        ;entry point for
               acn
TMLOCA
      ;detect condition=type input (16-bit)
                in
                        Ax,10 ;sense environmental data
                        KEYCHA, AX
                TOV
      ;procedure MANLOC
      aMANLOC: noo
                                         ;entry point for
MANLOC
     idetect condition-type input (16-bit)
                    AX,11 ;sense environmental data
                in
                         MANPOS.AX
                TOV
      assign value of one variable to another variable
(16-bit)
                        AX, MANPOS
                                       iassign MANPOS
                MOV
                         POSITI, AX
                                        ; to POSITI
                TOV
     ;assign value of one variable to another variable
(16-bit)
                        Ax, aco2 ; assign aco2
                TOV
                        TMLOCA, AX
                                         ito TMLOCA
                TOV
      procedure MCLOCK
     aMCLOCK: noo
                                         ;entry point for
MCLOCK
     ;detect condition-type input (16-bit)
                        AX,12 ;sense environmental data
                in
                        KEYCHA, AX
                TOV
     ;procedure CLOCKS
     acLocks:
               noo
                                         ;entry point for
CLOCKS
     ;assign value of one variable to another variable
(16-bit)
                        AX, aCO5 ;assign aCO5
MENU, AX ;to MENU
                TOV
                TOV
     ; send condition-type output (16-bit)
                         AX, MENU ; issue control
                TOV
                        68,AX
                out
     ;detect condition-type input (16-bit)
                        Ax.13
                                 ; sense environmental data
                         KEYCHA, AX
     ;assign value of one variable to another variable
(16-bit)
                        AX, 0C02
                                     ;assign aco2
                TOV
                mov MCLOCK, AX
                                        ; to MCLOCK
     ; procedure MLDGIN
     aMLOGIN: noo
                                        ;entry point for
MLOGIN
     ;detect condition=type input (16=bit)
```



```
AX,14 ;sense environmental data
                  in
                           KEYCHA, AX
                  TOV
      ;procedure LOGINO
      aLOGINO:
                  กอก
                                             ;entry point for
LOGINO
      assign value of one variable to another variable
(16-bit)
                           AX. aC 06
                  TIOV
                                         :assign aCO6
                           MENU. AX
                                          ; to MENU
                  TIOV
      ; send condition-type output (16-bit)
                           AX, MENU
                  TOV
                                       ;issue control
                           70.AX
                  out
      ;detect condition=type input (16-bit)
                           AX, 15
                  in
                                    ; sense environmental data
                  TOV
                           KEYCHA, AX
      ;test for equality between KEYCHA and @CO2 (16-bit)
                          2101,1
                  TOV
                                          ipresuppose equality
                          AX, KEYCHA
                                            ifetch KEYCHA
                  TOV
                  cmo
                          2006,XA
                                          ; compare arguments
                          3 + 4
                                            ;end routine if
                  jΖ
true
                  TOV
                          9T01,0
                                         inot equal, 2 \cdot 101 = 0
      pranch on false
                          AL, aTO1
                                          ;load value into
                  TOV
accumulator
                  cmo
                          AL, O
                                            ; compare to zero
                          241
                                          ; jump to a41 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX. DC 01
                                         :assign acol
                  TOV
                           KEYINM, AX
                                             ; to KEYINM
                  TOV
      a41:
                                         :define location @41
                 acn
      ;test for equality between KEYCHA and aCO1 (16-bit)
                  TOV
                          aT01.1
                                         ; presuppose equality
                          AX, KEYCHA
                  TOV
                                            ; fetch KEYCHA
                          AX, aCO1
                  cmo
                                         ; compare arguments
                          5 + 4
                  iz
                                           ;end routine if
true
                          aT01,0
                                         inot equal, 3T01 = 0
                  MOV
      ; branch on false
                          AL, aTO1
                  TOV
                                          ;load value into
accumulator
                          AL.O
                  cmp
                                           ; compare to zero
                          242
                                         jiump to a42 if
                  iz
false(=0)
      assign value of one variable to another variable
(16-bit)
                           AX, DC01
                                         ;assign acol
                  TOV
                           TLOGIN, AX
                                             ; to TLOGIN
                  TOV
```



```
:define location @42
      a42:
                gen
      itest for equality between KEYCHA and aco3 (16-bit)
                          aT01.1
                                         ;presuppose equality
                  TOV
                          AX, KEYCHA
                                           ; fetch KEYCHA
                  TOV
                          4x, aco3
                  cmo
                                         ¿compare arguments
                          8+4
                                          ;end routine if
                  iz
true
                          9T01,0
                                        inot equal, a T 0 1 = 0
                  TOV
      ; branch on false
                  TO V
                          AL, DTO1
                                         ; load value into
accumulator
                          AL, O
                                          ; compare to zero
                 CmD
                          7)43
                                         jiumo to a43 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          AX, aCO1
                                         ;assign aCO1
                 mo v
                                            ; to TLOGOU
                           TLOGOU, AX
                 TOV
                                         :define location 043
      243:
                qcn
      ;assign value of one variable to another variable
(16-bit)
                          AX. 0C02
                                         :assign a)CO2
                 TOV
                          MLOGIN, AX
                 TOV
                                            ; to MLOGIN
      ; procedure TLOGIN
      aTLOGIN:
                 noo
                                            ;entry point for
TLOGIN
      ;detect condition-type input (16-bit)
                          AX.16
                 in
                                  ; sense environmental data
                           KEYCHA, AX
                 TOV
      ;orocedure LOGIN
      aLOGIN:
                 con
                                           ;entry point for
LOGIN
      ;assign value of one variable to another variable
(16-bit)
                          AX. DCO2
                 TOV
                                         ;assign acu2
                           ACNUM, AX
                                          ito ACNUM
                 TOV
      idetect condition-type input (16-bit)
                          AX,17
                                    ; sense environmental data
                 in
                          ACNUM, AX
                 TOV
      itest for equality between NEXTAC and @CO2 (16-bit)
                          aro1,1
                 mo v
                                        ioresupoose equality
                          AX, NEXTAC
                 TOV
                                          :fetch NEXTAC
                          2006 XA
                 C m D
                                         ; compare arguments
                          $+4
                                           ;end routine if
                 iz
true
                          aT01,0
                                        inot equal, \Im T01 = 0
                 TOV
      itest for equality between ACO and 9CO2 (16-bit)
                          1,5016
                 TOV
                                        ipresuppose equality
                          AX,ACO
                                      ;fetch ACO
                 TOV
```



```
AX. aC02
                                          ; compare arguments
                  c m o
                           $+4
                                            ;end routine if
                  jz
true
                  TOV
                           0.5016
                                          inot equal, 2002 = 0
      ; logical and. (16-bit) 0T01 .and. 0T02 = 0T01
                           AX, DTO1
                           SOIG, XA
                  and
                           aTO1.AX
                  TOV
      pranch on false
                           AL, DTO1
                                          ;load value into
                  nov
accumulator
                           AL.O
                                            ; compare to zero
                  c m o
                           044
                  i z
                                          ; jump to a44 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, ACNUM
                                           ;assign ACNUM
                  TOV
                  TOV
                           ACO, AX
                                          ; to ACO
                                          :define location @44
      244:
                 nop
      itest for equality between NEXTAC and @C01 (16-pit)
                           aT01,1
                                          ipresuppose equality
                  TOV
                           AX, NEXTAC
                                            ;fetch NEXTAC
                  MOV
                  cmp
                           AX, aCO1
                                          ; compare arguments
                           8+4
                                             iend routine if
                  iz
true
                           DT01,0
                                          inot equal, \partial TO1 = 0
                  TOV
      itest for equality between AC1 and aC02 (16-bit)
                           aT02,1
                  TOV
                                          ioresuppose equality
                           AX, AC1
                                         ; fetch AC1
                  nov
                           2006,XA
                  cmb
                                          ; compare arguments
                           $+4
                                            ;end routine if
                  jz
true
                  TOV
                           a102.0
                                          inot equal, \partial TO2 = 0
      ; logical and. (16-bit) aT01 .and. aT02 = aT01
                           AX, DTO1
                  TOV
                           SOTG, XA
                  and
                           DIO1, AX
                  TOV
      ; oranch on false
                  TOV
                           AL, DTO1
                                           iload value into
accumulator
                  cmo
                           AL, O
                                            ; compare to zero
                           245
                                          ; jump to a45 if
                  iΖ
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, ACNUM
                                           ;assign ACNUM
                  TOV
                                          ; to AC1
                  TOV
                           AC1, AX
      a45:
                                          :define location 045
                 nop
      itest for equality between NEXTAC and aco3 (16-bit)
                           aT01,1
                                          ipresuppose equality
                  TOV
                           AX, NEXTAC
                                            ;fetch NEXTAC
                  TOV
```



```
AX, aco3
                                          ; compare arguments
                  C m D
                           5+4
                                             ;end routine if
                  jz
true
                                          ; not equal, \Im T01 = 0
                  no v
                           aT01.0
      itest for equality between AC2 and @C02 (16-bit)
                           DT02,1
                                          ;presuppose equality
                  TOV
                           AX, AC2
                                         ; fetch AC2
                  TOV
                           5036.XA
                  cmp
                                          ; compare arguments
                           8+4
                  jz
                                             ;end routine if
true
                           a102,0
                                          inot equal, 3102 = 0
                  TOV
      ;logical and. (16-bit) @T01 .and. @T02 = @T01
                  mov
                           AX, aTO1
                           SOT6,XA
                  tina
                           aTO1.AX
                  TOV
      ; oranch on false
                  TOV
                           AL, ATOI
                                           ;load value into
accumulator
                  cmo
                           AL.O
                                             ; compare to zero
                                           ; iump to 046 if
                  17
                           a) 46
false(=0)
      assign value of one variable to another variable
(16-bit)
                                           ;assign ACNUM
                            AX, ACNUM
                  TOV
                           AC2,AX
                                          ito AC2
                  TOV
                                          :define location @46
      246:
                 acn
      itest for equality between NEXTAC and aCO4 (16-pit)
                           aro1,1
                                          ipresuppose equality
                  TOV
                           AX, NEXTAC
                                             ; fetch NEXTAC
                  TOV
                           AX, 0004
                  CmD
                                          ; compare arguments
                  iz
                           8+4
                                             ;end routine if
true
                           7) 1 0 1, 0
                                          inot equal, \omega T01 = 0
                  TOV
      itest for equality between AC3 and aCO2 (16-bit)
                                          ipresuppose equality
                           1,5016
                  TOV
                                         ;fetch AC3
                           AX,AC3
                  TOV
                           S036,XA
                  cmo
                                          ; compare arguments
                           8+4
                                             ;end routine if
                  jz
true
                                          inot equal, \Im 102 = 0
                           0,5016
                  TOV
      ; logical and. (16-bit) @T01 .and. @T02 = @T01
                           AX, aTO1
                  TOV
                           SOTG, XA
                  bne
                           DTO1,AX
                  TOV
      ; oranch on false
                           AL, DTO1
                  TOV
                                           iload value into
accumulator
                  C m D
                           AL,0
                                             ; compare to zero
                           a47
                                          jiump to a47 if
                  iz
false(=0)
      ;assign value of one variable to another variable
```



```
(16=bit)
                            AX, ACNUM
                                            ;assign ACNUM
                   TOV
                   TOV
                            AC3,AX
                                            ito AC3
      247:
                                            :define location 947
                  nop
      itest for equality between NEXTAC and acos (16-bit)
                            aT01.1
                                           ioresuppose equality
                   TOV
                            AX, NEXTAC
                                              ; fetch NEXTAC
                   TOV
                            AX. ac 05
                   C m D
                                            ; compare arguments
                            8 + 4
                                              ;end routine if
                   iz
true
                            aT01,0
                                           ; not equal, 3101 = 0
                   TOV
      ;test for equality between AC4 and @C02 (16-bit)
                            2102.1
                                           ; oresuppose equality
                   TOV
                            AX, AC4
                                          ;fetch AC4
                   TOV
                            S006,XA
                   C m D
                                            ; compare arguments
                            8+4
                                              ;end routine if
                   jz
true
                   TOV
                            0.5016
                                            inot equal, \Im TO2 = 0
      ; logical and. (16-bit) 7T01 .and. 2T02 = 2T01
                            AX. DTO1
                   TOV
                            SOIG, XA
                   bne
                            aTO1.AX
                   TOV
      ; pranch on false
                            AL, 2101
                                             ;load value into
                   TOV
accumulator
                   CmD
                            AL, O
                                             ; compare to zero
                            248
                                            ; iumo to a48 if
                   jz
false(=0)
      assign value of one variable to another variable
(16-bit)
                            AX, ACNUM
                                            ;assign ACNUM
                   TOV
                            AC4,AX
                   TOV
                                            ; to AC4
                                            :define location @48
      248:
                 acn
      itest for equality between NEXTAC and @CO6 (16-pit)
                            aT01,1
                   nov
                                           ipresuppose equality
                            AX, NEXTAC
                                             ;fetch NEXTAC
                   TOV
                                            ; compare arguments
                            AX, aCO6
                   CTD
                            8+4
                                              ;end routine if
                   jz
true
                            aro1,0
                                           inot equal, \mathfrak{D} \mathsf{T} \mathsf{O} \mathsf{1} = \mathsf{0}
                  TOV
      ;test for equality between AC5 and 2002 (16-bit)
                            DT02,1
                   nov
                                           ipresuppose equality
                            AX, AC5
                                          ;fetch AC5
                   TOV
                            S006.XA
                   cmo
                                           ; compare arguments
                            8 + 4
                                              ;end routine if
                   jΖ
true
                            0,5016
                                           inot equal, 0.02 = 0
                   TOV
      ; logical and. (16-bit) af01 .and. af02 = af01
                            AX. DIO1
                   TIOV
                   and.
                            5016,XA
                   TOV
                            DTO1, AX
```



```
pranch on false
                           AL, DIO1
                                           ;load value into
                  TOV
accumulator
                  cmo
                           AL, 0
                                             ; compare to zero
                           249
                                           jiump to a49 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  TOV
                            AX. ACNUM
                                            ;assign ACNUM
                            AC5, AX
                                           ito AC5
                  TOV
      a49:
                                           :define location @49
                 acn
      itest for equality between NEXTAC and aCO7 (16-pit)
                           aT01.1
                                           ;presuppose equality
                  TOV
                  TOV
                           AX, NEXTAC
                                             ; fetch NEXTAC
                           AX, aCO7
                  C m D
                                           ; compare arguments
                  jz
                           $+4
                                             ;end routine if
true
                           aT01,0
                                           inot equal, \Im TO1 = 0
                  TOV
      itest for equality between AC6 and aCO2 (16-bit)
                           aT02.1
                                          presuppose equality
                  TOV
                           AX,AC6
                                         :fetch AC6
                  TOV
                  CmD
                           AX, aco2
                                           ; compare arguments
                  iz
                           8+4
                                             ;end routine if
true
                           0.5016
                                          inot equal, \Im IO2 = 0
                  TOV
      ;logical and. (16-bit) alo1 .and. alo2 = alo1
                  TOV
                           AX, DIOI
                           SOIG, XA
                  and
                           DIO1, AX
                  TOV
      ; branch on false
                  TOV
                           AL. aTO1
                                           ;load value into
accumulator
                           AL, 0
                  Cmo
                                             ; compare to zero
                           250
                  iz
                                           ; jump to a50 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, ACNUM
                                           :assign ACNUM
                  no v
                  TOV
                           AC6,AX
                                          ito AC6
      250:
                                           :define location a)50
                 qcn
      itest for equality between NEXTAC and acos (16-pit)
                           DT01.1
                                          presuppose equality
                  TOV
                           AX, NEXTAC
                                             ; fetch NEXTAC
                  TOV
                  C m D
                           AX, 2008
                                          ; compare arguments
                  iz
                           8+4
                                             ;end routine if
true
                           2101.0
                                           ; not equal, \partial TO1 = 0
                  TOV
      itest for equality between AC7 and aC02 (16-bit)
                           aT02.1
                  TOV
                                          ; presuppose equality
                           4X,4C7
                                         ; fetch AC7
                  TOV
                           2006 XX
                  c m o
                                          ; compare arguments
```



```
8+4
                                             ;end routine if
                  iz
true
                           9102.0
                                          inot equal, \partial TO2 = 0
                  TOV
      ;logical and. (16-bit) @T01 .and. @T02 = @T01
                           AX, DIO1
                  TOV
                           SOTG, XA
                  and
                           aTO1.AX
                  TOV
      ; pranch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                           AL.O
                                             ; compare to zero
                  c m o
                           a)51
                                           ; jump to a51 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, ACNUM
                                           ;assign ACNUM
                  TOV
                            AC7.AX
                                           to AC7
                  TOV
                                           :define location ∂51
      a51:
                 nop
      itest for equality between NEXTAC and acos (16-bit)
                  TOV
                           aT01.1
                                          ;presuppose equality
                           AX, NEXTAC
                                             ifetch NEXTAC
                  TOV
                  C m D
                           AX. 2009
                                           ; compare arguments
                                             ;end routine if
                           $+4
                  iz
true
                                           ;not equal, aT01 = 0
                  TOV
                           DT01,0
      itest for equality between AC8 and aCO2 (16-bit)
                           aT02,1
                                           ipresuppose equality
                  TOV
                                          ;fetch AC8
                           AX.AC8
                  TOV
                           AX. 0C02
                  cmb
                                           ; compare arguments
                           8+4
                                             ;end routine if
                  jz
true
                                           inot equal, 0.02 = 0
                           0.5016
                  TOV
      1016 = 2016 and. (16-bit) 2001 and. 2002 = 20101
                           AX, aTO1
                  TOV
                           SOIG, XA
                  bne
                           aTO1,AX
                  TOV
      ; oranch on false
                           AL, aTO1
                                            ;load value into
                  TOV
accumulator
                           AL, O
                                             ; compare to zero
                  cmo
                                           ; jump to a52 if
                           a52
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                                            ; assign ACNUM
                            AX, ACNUY
                  TOV
                            ACB, AX
                                           ; to AC8
                  TOV
                                           :define location 052
      152:
                 acn
      itest for equality between NEXTAC and ∂C10 (16-bit)
                           DT01,1
                                           ipresuppose equality
                  TOV
                           AX, NEXTAC
                                             ; fetch NEXTAC
                  TOV
                  cmb
                           AX, aC10
                                           ; compare arguments
```



```
8+4
                                          ;end routine if
                 iz
true
                 TOV
                          2101.0
                                        inot equal, \partial T01 = 0
      itest for equality between AC9 and aCO2 (16-bit)
                 TOV
                          2)TO2,1
                                        ipresuppose equality
                          AX,AC9
                                        ;fetch AC9
                  TOV
                          2006 XA
                                         ; compare arguments
                 cmb
                          $+4
                 i 7
                                           ;end routine if
true
                          0,5016
                                         inot equal, \partial TO2 = 0
                 TOV
      ;logical and. (16-bit) aTO1 .and. aTO2 = aTO1
                          AX, aTO1
                 TOV
                          SOT6,XA
                  and
                  TOV
                          aTO1.AX
      ibranch on false
                          AL, aTO1
                                         ; load value into
                  TOV
accumulator
                         AL, O
                                           ; compare to zero
                  cmo
                          253
                                         ; jump to a53 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          AX, ACNUM
                                         ;assign ACNUM
                  TOV
                                         ; to AC9
                          AC9,AX
                 TOV
      253:
                                         :define location 053
                nop
      ; add 16-bit NEXTAC + 0001 = 0101
                         AX, NEXTAC
                                          ifetch first
                 TOV
argument
                 add -
                         AX.acol
                                         ; add second argument
to first
                        TO1,AX
                                        istore answer in aTO1
                 TOV
      ;assign value of one variable to another variable
(16-bit)
                          AX, DT01
                                        ;assign aT01
                 TOV
                          NEXTAC, AX
                                           ; to NEXTAC
                  TOV
      itest for equality between NEXTAC and @C14 (16-bit)
                          aT01,1
                                         ioresuppose equality
                 TOV
                                           ; fetch NEXTAC
                          AX, NEXTAC
                  TOV
                          AX. aC14
                                         ; compare arguments
                  C m D
                          $+4
                                           ;end routine if
                  iz
true
                          aT01,0
                                         inot equal, \Im T01 = 0
                  TOV
      ; branch on false
                          AL. aTO1
                                         ;load value into
                  TOV
accumulator
                          AL, O
                  Cmo
                                           ; compare to zero
                          254
                                         ; jump to a)54 if
                 jz
false(=0)
      ; assign value of one variable to another variable
(16-bit)
                 SOJG.XA VOI
                                         ;assign aco2
```



```
ito NEXTAC
                          NEXTAC, 4X
                  TOV
                                          :define location 054
      a54:
                 nop
      ;assign value of one variable to another variable
(16-bit)
                  TOV
                           S006.XA
                                         :assign aco2
                           TLOGIN, AX
                                             ; to TLOGIN
                  TOV
      ;procedure TLDGOU
      atlogou:
                 nap
                                             entry point for
TLOGOU
      ;detect condition-type input (16-bit)
                                    ; sense environmental data
                  in
                           AX.18
                           KEYCHA, AX
                  TOV
      iprocedure LOGOUT
      aLOGOUT:
                  nop
                                             ;entry point for
LOGOUT
      ;assign value of one variable to another variable
(16-bit)
                           AX. ac 02
                  TOV
                                         ;assign aco2
                           ACNUM, AX
                                           Fto ACNUM
                  TOV
      ;detect condition-type input (16-bit)
                           AX,19
                  in
                                     isense environmental data
                           ACNUM, AX
                  TOV
      itest for equality between ACO and ACNUM (16-bit)
                          DT01,1
                                          ipresuppose equality
                  TOV
                           AX.ACO
                                         ; fetch ACO
                  TOV
                           AX, ACNUM
                                           ; compare arguments
                  c m o
                          5 + 4
                                           ;end routine if
                  jz
true
                                          inot equal, \mathfrak{II}01 = 0
                  TOV
                          DT01.0
      ; branch on false
                          AL, DTO1
                                          ;load value into
                  TOV
accumulator
                          AL, O
                                            ; compare to zero
                  c m o
                          a55
                                          ; jump to a55 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  TOV
                           AX. acos
                                          ;assign aco2
                          ACO, AX
                                          ; to ACO
                  TOV
                                          :define location 055
      255:
                 nop
      itest for equality between AC1 and ACNUM (16-bit)
                          o) T O 1 , 1
                                          ipresuppose equality
                  TOV
                           AX, AC1
                                         ; fetch AC1
                  TOV
                          AX, ACNUM
                                           ; compare arguments
                  CmD
                          8+4
                                           ;end routine if
                  iz
true
                  TOV
                          aT01.0
                                         inot equal, \partial TO1 = 0
      ; branch on false
```

TOV

AL, DTO1

;load value into



```
accumulator
                           AL, O
                  cmo
                                            ; compare to zero
                           256
                                           ; jump to a56 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, DC01
                                           iassign acol
                   TOV
                  TIOV
                            ACO, AX
                                           ; to ACO
                                           :define location 056
      a56:
                 acn
      itest for equality between AC2 and ACNUM (16-nit)
                  TOV
                           a) T 0 1 . 1
                                           ;presuppose equality
                           AX, AC2
                                          ;fetch AC2
                  nov
                  cmb
                           AX, ACNUM
                                            ; compare arguments
                           5+4
                                             ;end routine if
                  i z
true
                           aT01,0
                                           inot equal, alu1 = 0
                  TOV
      ; oranch on false
                           AL, DTO1
                  TOV
                                           ;load value into
accumulator
                  cmo
                           AL, O
                                             ; compare to zero
                                           jump to a57 if
                           057
                   iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, 0003
                                           ;assign aco3
                  TOV
                                           ; to ACO
                  TOV
                            ACO, AX
                                           :define location 057
      257:
                 acn
      itest for equality between 4C3 and ACNUM (16-oit)
                           a 101,1
                  TOV
                                           ;presuppose equality
                  TOV
                           AX,AC3
                                          ; fetch AC3
                           AX, ACNUM
                  cmo
                                            ; compare arguments
                           $+4
                  iz
                                             ;end routine if
true
                                          inot equal, \partial TO1 = 0
                  TOV
                           aT01.0
      ; branch on false
                           AL, DTO1
                                           ;load value into
                  TOV
accumulator
                           AL, O
                                             ; compare to zero
                  Cmo
                  jΖ
                           J58
                                           ; jump to a58 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX, aC04
                                           ;assign aC04
                  TOV
                           ACO, AX
                                           ; to ACO
                  TOV
      258:
                                           :define location a58
                 acn
      itest for equality between AC4 and ACNUM (16-bit)
                  TOV
                           DT01,1
                                           ;presuppose equality
                           AX,AC4
                                          ;fetch AC4
                  TIOV
                           AX, ACNUM
                                            ; compare arguments
                  cmo
                           $+4
                                            ;end routine if
                  iz
```

117

true



```
a) T 0 1 , 0
                                         inot equal, a = 0
                  TOV
      ; oranch on false
                  TOV
                          AL, DIO1
                                          ;load value into
accumulator
                          AL, O
                                            ; compare to zero
                  CmD
                          159
                  iz
                                         ; jump to also if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          AX, a) C 0 5
                                          ;assign acos
                  TIOV
                           ACO.AX
                                          ; to ACU
                  nov
      259:
                                          :define location @59
                 qcn
      itest for equality between AC5 and ACNUM (16-pit)
                          DT01.1
                                          ; presuppose equality
                  TOV
                          AX, ACS
                                        : fetch AC5
                  TOV
                  Cmp
                          AX, ACNUM
                                           ; compare arguments
                          $+4
                                            ;end routine if
                  iz
true
                          9T01,0
                                         inot equal, aT01 = 0
                  TOV
      ; branch on false
                          AL, DTO1
                                          ;load value into
                  TOV
accumulator
                          AL.O
                                            ; compare to zero
                  CmD
                          260
                                          ; jump to abo if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, 9006
                                         ;assign acob
                  TOV
                           ACO, AX
                  TOV
                                          ; to ACO
      260:
                                          :define location 060
                 nap
      itest for equality between AC6 and ACNUM (16-bit)
                          2101.1
                                          ipresuppose equality
                  TOV
                          AX, AC6
                                        ; fetch AC6
                  TOV
                  cmp
                          AX, ACNUM
                                           ; compare arguments
                          8+4
                                            ;end routine if
                  iz
true
                                         inot equal, \Im T01 = 0
                  TOV
                          aT01.0
      ; pranch on false
                          AL, alo1
                  TOV
                                          ;load value into
accumulator
                          AL, O
                  CMD
                                            ; compare to zero
                          161
                                          ; jump to a)61 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC07
                                          ;assign aco7
                  TOV
                                          ; to ACO
                  TOV
                           ACO, AX
      a61:
                                          :define location a61
                 nop
      itest for equality between 4C7 and 4CNUM (16-bit)
                  TOV
                          2101,1
                                         ipresuppose equality
                          AX, AC7
                                        ; fetch AC7
                  nov
```



```
c m o
                          AX, ACNUM
                                          ; compare arguments
                           8+4
                                            ;end routine if
                  iz
true
                          aT01,0
                                         inot equal, a)T01 = 0
                  TOV
      ; oranch on false
                          AL, DIOI
                                          ;load value into
                  TOV
accumulator
                          AL, O
                                            ; compare to zero
                  CmD
                          1162
                                          ; iump to a62 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC08
                                          ;assign aco8
                  TOV
                           ACO, AX
                                          ito ACO
                  TOV
      a62:
                                          :define location 362
                 acn
      itest for equality between AC8 and ACNUM (16-bit)
                  TOV
                          aro1.1
                                          ; presuppose equality
                                         :fetch AC8
                           AX,AC8
                  TOV
                  C m D
                           AX, ACNUM
                                           ; compare arguments
                           3 + 4
                  iz
                                            ;end routine if
true
                          a)T01,0
                                         inot equal, 3 \text{ T} 01 = 0
                  TOV
      ; pranch on false
                          AL, aTO1
                                          ;load value into
                  TOV
accumulator
                          AL, O
                  CmD
                                            ; compare to zero
                           163
                                          ; jump to a)63 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, DC09
                  TOV
                                         ;assign aco9
                  TOV
                           ACO, AX
                                          ito ACO
      263:
                                          :define location ab3
                 nap
      itest for equality between AC9 and ACNUM (16-bit)
                          aT01,1
                                          ;presuppose equality
                  TOV
                          AX, AC9
                                         ; fetch AC9
                  TOV
                          AX, ACNUM
                  Cmo
                                          ; compare arguments
                  iz
                          8+4
                                            ;end routine if
true
                  TOV
                          0101.0
                                         inot equal, a)T01 = 0
      ; branch on false
                          AL, aTO1
                                          ;load value into
                  TOV
accumulator
                          AL, O
                  CmD
                                            ; compare to zero
                          a64
                                          ; iump to a64 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-pit)
                           AX. DC10
                                         ;assign aC10
                  TOV
                           ACO.AX
                                         ito ACO
                  mov
      a64:
                                          :define location ab4
                 acn
```



```
;assign value of one variable to another variable
(16-bit)
                  TOV
                           S036.XA
                                        iassign aco2
                          TLOGOU, AX
                                           ito TLOGOU
                  TOV
      :procedure POSCH
      aPOSCH:
                                           ;entry point for
                 noo
PASCH
      ;detect condition-type input (16-bit)
                          AX,20 ;sense environmental data
                  in
                          NEMPOS, 4X
                  TOV
      itest for equality between NEMPOS and @CO1 (16-pit)
                          aT01,1
                                        ;presuppose equality
                  MOV
                          AX, NEWPOS
                                           ; fetch NEWPOS
                  TOV
                  c m o
                          AX.acol
                                         ; compare arguments
                          8+4
                                           ;end routine if
                  iz
true
                         9101.0
                                        inot equal, alon 1 = 0
                  TOV
      ; branch on false
                          AL, aTO1
                                         ;load value into
                  TOV
accumulator
                          AL, O
                                           ; compare to zero
                  C m D
                          265
                                         jiump to a65 if
                  i 7
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, 9C01
                                         ;assign aC01
                  TOV
                          POSCH, AX
                                          ; to POSCH
                 TOV
      265:
                                         :define location 065
                noo
      iprocedure POSUPD
      aPOSUPD: noo
                                            jentry point for
POSUPD
      ;detect condition-type input (16-bit)
                 in
                           AX.21
                                   ; sense environmental data
                           POSITI.AX
                  TOV
      ;assign value of one variable to another variable
(16-bit)
                           AX, 0C02
                                        ;assign aCO2
                 TOV
                           POSCH, 4X
                                          ; to POSCH
                  TOV
      ; procedure MSGIN
      aMSGIN:
                                           jentry point for
                 202
MSGIN
      ;detect condition-type input (16-bit)
                          25,XA
                                  :sense environmental data
                          MSGREA, AX
                 TOV
      itest for equality between MSGREA and 9001 (16-pit)
                          aT01.1
                                         ipresuppose equality
                 TOV
                          AX, MSGREA
                                           ifetch MSGREA
                 TOV
                          AX. DC01
                 CmD
                                        ; compare arguments
```



```
5 + 4
                                           ;end routine if
                  iz
true
                                         inot equal, \Im T01 = 0
                  TOV
                          aT01.0
      ; oranch on false
                           AL, DIO1
                                          ;load value into
                  TOV
accumulator
                  cmo
                           AI . 0
                                           ; compare to zero
                           266
                                          ; iump to a66 if
                  i 7
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                            AX. DC01
                                          ;assign aCO1
                  TOV
                           MSGIN. AX
                                            ; to MSGIN
                  TOV
                                          :define location 206
      a66:
                 acn
      ;procedure MSGSTO
      aysgsto:
                  noo
                                             jentry point for
MSGSTO
      ;detect condition-type input (16-bit)
                          Ax,23
                  in
                                   ;sense environmental data
                           MESSAG, AX
                  TOV
      ;send condition-type output (16-bit)
                           AX, MSGRCV
                                         ;issue control
                  TOV
                            72,AX
                  buc
      ;test for equality between NEXIMS and aco2 (16-pit)
                  TOV
                           aro1,1
                                          ipresuppose equality
                           AX, NEXTYS
                                            ifetch NEXIMS
                  TOV
                          2006'XV
                                          ; compare arguments
                  Cmo
                           5+4
                                           ;end routine if
                  iz
true
                          2101.0
                                         ;not equal, \Im T01 = 0
                  TOV
      ; oranch on false
                          AL, aTO1
                  TOV
                                          ;load value into
accumulator
                          AL, O
                                           ; compare to zero
                  CmD
                          1167
                                          ; jump to a67 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                           ;assign MESSAG
                  mov
                           ACO.AX
                                          ito ACO
                  TOV
                                          :define location 067
      a57:
                 nop
      itest for equality between NEXIMS and ∂C01 (16-bit)
                          9T01,1
                                          ; presuppose equality
                  MOV
                          AX. NEXTMS
                                            ; fetch NEXTMS
                  TOV
                          AX, DCO1
                  c m o
                                          ; compare arguments
                  jz
                          8+4
                                            ;end routine if
true
                          ar01.0
                                         inot equal, \Im T01 = 0
                  mov
      ; branch on false
                  TOV
                          AL, aTO1
                                          ; load value into
```



```
accumulator
                           AL.O
                                            ; compare to zero
                  c m o
                           a68
                                          ilump to 268 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                            ;assign MESSAG
                  TOV
                                          ito AC1
                           AC1,AX
                  TOV
                                          :define location 068
      268:
                 nap
      itest for equality between NEXTMS and aCO3 (16-bit)
                           aT01,1
                                          ; presuppose equality
                  TOV
                           AX, NEXTMS
                                            ; fetch NEXTMS
                  TOV
                           AX, aCO3
                  cmo
                                          ; compare arguments
                           8+4
                                            ;end routine if
                  jz
true
                                          inot equal, \Im T01 = 0
                           aT01.0
                  nov
      ioranch on false
                           AL, DTO1
                  MOV
                                          ;load value into
accumulator
                           AL.O
                                            compare to zero
                  C m D
                           269
                                          ; iump to a69 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                           :assign MESSAG
                  TOV
                           AC2,AX
                                          ito AC2
                  TOV
                                          :define location 069
      259:
                 nop
      itest for equality between NEXTMS and aCO4 (16-pit)
                           aT01,1
                                          ipresuppose equality
                  TOV
                           AX, NEXTMS
                                            ; fetch NEXTMS
                  TOV
                  cmb
                           AX, aCO4
                                          ; compare arguments
                           3+4
                                            ;end routine if
                  jz
true
                                          inot equal, \Im 101 = 0
                  TOV
                           aro1.0
      pranch on false
                           AL, aTO1
                                          ;load value into
                  TOV
accumulator
                           AL, O
                                            ; compare to zero
                  CmO
                           270
                                          ; jump to a70 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                            ;assign MESSAG
                  mov
                           AC3,AX
                                          ito AC3
                  TOV
                                          :define location 070
      270:
                 acn
      itest for equality between NEXTMS and @CO5 (16-bit)
                           aT01,1
                  TOV
                                          ; presuppose equality
                                            ; fetch NEXIMS
                           AX, NEXT YS
                  TOV
                  c m o
                           AX, 0005
                                          :compare arguments
                           8+4
                                            ;end routine if
                  iz
true
```



```
inot equal, \Im T01 = 0
                  TOV
                          a101.0
      ; branch on false
                           AL, DTO1
                                          ;load value into
                  mo v
accumulator
                  c m o
                           4L.0
                                           ; compare to zero
                          a71
                                          ; iump to a71 if
                  iz
false(=0)
      assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                           ; assign MESSAG
                  TOV
                           AC4.AX
                                          ; to AC4
                  TOV
      a71:
                 noo
                                          :define location @71
      itest for equality between NEXTMS and acob (16-bit)
                           aT01,1
                  mov
                                          ; presuppose equality
                           AX, NEXT MS
                                            ifetch NEXIMS
                  TOV
                           AX. aco6
                  C m D
                                          ; compare arguments
                           5 + 4
                                            ;end routine if
                  jz
true
                          aT01.0
                                          inot equal, aT01 = 0
                  TOV
      ; branch on false
                           AL, DIO1
                                          ;load value into
                  TOV
accumulator
                  CmD
                           AL, 0
                                            ; compare to zero
                  iz
                          772
                                          ; iump to a72 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                                           ; assign MESSAG
                           AX, MESSAG
                  TOV
                           AC5, AX
                                          ito AC5
                  mov
      272:
                                          :define location a72
                 qcn
      itest for equality between NEXIMS and acor (16-pit)
                          @T01,1
                  TOV
                                          ; presuppose equality
                          AX. NEXTMS
                                            ;fetch NEXIMS
                  TOV
                           AX, aCO7
                  cmo
                                          ; compare arguments
                           8+4
                  iz
                                            ;end routine if
true
                          DT01,0
                                          inst equal, \Im T01 = 0
                  TOV
      ; oranch on false
                          AL, DTO1
                  TOV
                                          ;load value into
accumulator
                  CmD
                          AL,O
                                            ; compare to zero
                          <del>2</del>73
                                          ; iumo to a)73 if
                  jz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                           AX, MESSAG
                                            ;assign MESSAG
                  TOV
                           AC6.AX
                                          ito AC6
                  TOV
                                          :define location @73
      a73:
                 noo
      itest for equality between NEXIMS and acos (16-bit)
                          2101,1
                                          ioresuppose equality
                  TOV
                          AX, NEXTYS
                                           ; fetch NEXIMS
                  MOV
```



```
c m o
                          AX, aC08
                                         ; compare arguments
                          8+4
                                           ;end routine if
                  iz
true
                          aT01,0
                                         ;not equal, \partial T01 = 0
                  TOV
      pranch on false
                  no v
                          AL, aTO1
                                         iload value into
accumulator
                          AL, O
                  CMD
                                           ; compare to zero
                          274
                                         jiump to a74 if
                  iz
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  TOV
                          AX, MESSAG
                                          iassian MESSAG
                          AC7.AX
                                         ito ACT
                  TOV
      274:
                 nop
                                         :define location a74
      itest for equality between NEXTMS and aCO9 (16-pit)
                          aro1,1
                                         ; presuppose equality
                  TOV
                          AX, NEXTYS
                                           ; fetch NEXTMS
                  TOV
                          4X.2C09
                  cmo
                                         ; compare arguments
                          8+4
                  iz
                                           ;end routine if
true
                                         inot equal, a101 = 0
                          aT01.0
                  TOV
      ; branch on false
                          AL, aTO1
                  TOV
                                         ;load value into
accumulator
                  CmD
                          AL, O
                                           ; compare to zero
                          a75
                  iz
                                         jiumo to a75 if
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                          AX, MESSAG
                                          ;assign MESSAG
                  TOV
                  TOV
                          AC8,AX
                                         ito AC8
      775:
                noo
                                         :define location 275
      itest for equality between NEXIMS and @C10 (16-bit)
                          DT01,1
                  TOV
                                         ipresuppose equality
                          AX, NEXT MS
                                           ifetch NEXIMS
                  TOV
                          AX.aC10
                  c m o
                                         ; compare arguments
                          5 + 4
                                           ;end routine if
                  jz
true
                         2101,0
                                         ; not equal, \Im T01 = 0
                  TOV
      ; branch on false
                          AL, DTO1
                                         ; load value into
                  TOV
accumulator
                          AL.O
                                           ; compare to zero
                  CmD
                          a76
                                         jump to a76 if
                 jΖ
false(=0)
      ;assign value of one variable to another variable
(16-bit)
                  TOV
                           AX, MESSAG
                                          ;assign MESSAG
                          AC9.AX
                                         ito AC9
                 TOV
      276:
                                         :define location @76
                noo
```



```
;add 16-bit NEXTMS + aco1 = ato1
                nov AX, NEXTMS
                                      ifetch first
argument
                AX, AC01
                                    ; add second argument
to first
                nov alol, AX
                                    istore answer in alol
     ;assign value of one variable to another variable
(16-bit)
                                 ;assign alol
                        AX, DTO1
                TOV
                       NEXTMS, AX
                                    to NEXIMS
                TOV
     itest for equality between NEXIMS and aC14 (16-pit)
                       aT01,1
                                    ;presuppose equality
                TOV
                       AX, NEXT MS
                                       ifetch NEXTMS
                TOV
                      AX. aC14
                                     ; compare arguments
                CmD
                       $+4
                iz
                                       ;end routine if
true
                TOV
                       0101.0
                                    inot equal, a) 101 = 0
     ; branch on false
                       AL, DTO1
                                     ;load value into
                TOV
accumulator
                cmp
                     AL, O
                                       ; compare to zero
                       จ77
                                     ; iump to a77 if
                iΖ
false(=0)
     ;assign value of one variable to another variable
(16-bit)
                       AX, 0C02
                                     ;assign aco2
                TOV
                       NEXTMS, AX
                                        ; to NEXTMS
               TOV
                                     :define location a77
     a77:
               nop
     ;define 8-bit data constant
                   1
     ac01
             equ
     ;define 8-bit data constant
                    0
             equ
     ;define 8-bit data constant
               e qu
     ;define 8-bit data constant
                      3
     ac04
             equ
     ;define 8-bit data constant
     2005
               eau
     ;define 8-bit data constant
     a)C06
               equ
     ;define 8=bit data constant
     DC07
               equ
                      6
     ;define 8=bit data constant
     ac08
                      7
               equ
     ; define 8-bit data constant
             equ
                     8
     ;define 8 *bit data constant
     ac10 equ 9
     ;define 8-bit data constant
     aC11 equ 30
     ;define 8-bit data constant
```



```
2.0
                 eau
       ;define 8-bit data constant
      ac13
                           15
                  eau
      ;define 8-bit data constant
      ac14
                  eau
      ; define 8-bit storage
                            1023
                                          ;8 pit variable alo1
                    ora
in ram
      2T01:
                         0
                  do
                            986521
                                           ; rom address pointer
                    ora
      ;define 8-bit storage
                            1023
                                           ;8 bit variable alTO2
                    ora
in ram
      25016
                          0
                  do
                            986521
                                            rom address pointer
                    org
                            section -
                  monitor
                            AX, Dtable
                                              ;initalize table
      aspvsr:
                    MOV
pointer
                            Dontr, AX
                    m o v
                                              ; to beginning
      anlop:
                            BX, Dontr
                                              ;monitor loop
                    V C m
                            BX
                    inc
                            BX
                    inc
                    inc
                            BX
                            Dontr, BX
                    V C m
                            BX
                    ino
      ;
                 data section
                            1023
                    ora
                            0
                                              ;table entry
      aboutr:
                    dw
address pointer
                            985521
                    ora
                                            from address pointer
                                              ;table header
      atable:
                    d w
                            Dontr
(define too)
                            atkEYINM
                                                ;test for
                    jmo
contingency KEYINM
                                                itest for
                    jno
                            DATNINTAC
contingency
             MINTAC
                            DtSMMANU
                    jno
                                                itest for
contingency SMMANU
                            OTUAM2+6
                                                itest for
                    ino
contingency SMAUTO
                            at IPOLL
                                               itest for
                    ino
contingency TPOLL
                    jno
                            at MLOCAT
                                                itest for
             MLOCAT
contingency
                            Ot TMLOCA
                    jnp
                                                itest for
contingency TMLOCA
                            at POSCH
                                               itest for
                    jno
```



contingency POSCH				
j no	at MMSGDS	itest for		
contingency MMSGDS	STACFOCK	itest for		
contingency MCLOCK	Ut MLOGIN	itest for		
contingency MLOGIN	attLOGIN	;test for		
contingency TLOGIN				
continuency TLOGOJ	vt TLOGOU	;test for		
contingency MSGIN	at MSGIN	;test for		
contingency MSGIN	atMSGIN	itest for		
jno	never	;go to start of		
table ;				
atKEYINM: call contingency code KEYINM	<b>OKEYINM</b>	;execute		
спо	KEYINM, 1	;compare		
contingency result to		itrue flag (1)		
jnz	\$ + 5	; if false do not		
execute KBINPM call	aKBINPM	;execute task		
K3INPM if true	colmír	return to monitor		
atMINTAC: call	<b>a</b> MINTAC	;execute		
Contingency code MINTAC	MINTAC, 1			
contingency result to	TVIAC, I	;compare		
jnz	\$ + 5	<pre>;true flag (1) ;if false do not</pre>		
execute INTAC call	<b>ƏINTAC</b>	;execute task INTAC		
if true	W1717C	rexecute than Intro		
j mo	am loo	return to monitor		
atsymanu: call	asmmanu	;execute		
contingency code SMMANU	SMMANU, 1	;compare		
contingency result to ;true flag (1)				
jnz	\$ + 5	; if false do not		
execute MANUAL call	JAUNAME	;execute task		
MANUAL if true	กิ <b>ต</b> โ 0 0	return to monitor;		
;				



atSMAUTO: call contingency code SMAUTO	DSMAUTO	; execute
спо	SMAUTO,1	;compare
contingency result to		itrue flag (1)
jnz execute AUTO	\$ + 5	; if false do not
call	OTLAG	;execute task AUTO
if true	amloo	;return to monitor
atTPOLL: call contingency code TPOLL	DIPOLL	;execute
contingency result to	TPOLL,1	;compare
continuency result to		itrue flag (1)
jnz execute POLLAU	\$ + 5	; if false do not
POLLAU if true	aPOLLAU	;execute task
jno	Jm100	;return to monitor
atMLOCAT: call contingency code MLOCAT	AMPOCAL	; execute
contingency result to	MLOCAT, 1	compare
		itrue flag (1)
jnz execute LOCATI	\$ + 5	;if false do not
LGCATI if true	ITADCATI	;execute task
ם ה ו	amloo	return to monitor
;		
atTMLOCA: call contingency code TMLOCA	atmloca	; execute
	TMLOCA, 1	;compare
contingency result to		
jnz execute MANLOC	\$ + 5	<pre>;true flag (1) ;if false do not</pre>
manLOC if true	<b>AMANLOC</b>	;execute task
jno	@m100	return to monitor
atPOSCH: call	จควรตห	;e×ecute
contingency code POSCH	POSCH, 1	;compare
contingency result to		700
		;true flag (1)
execute POSUPD	\$ + 5	;if false do not



PJSUPD if true	cəll	<b>DPOSUPD</b>	;execute task
	jno	Dml00	return to monitor
at MMSGDS:		a MMSGDS	;execute
contingency code	CTID	MMSGDS, 1	;compare
contingency resu	jnz	\$ + 5	<pre>itrue flag (1) if false do not</pre>
execute MSGDSP	call	∂MSGDSP	;execute task
MSGDSP if true		am loo	
; ;	jno		; return to monitor
atMCLOCK: contingency code	MCLOCK	₹MCTOCK	;execute
contingency resu	CTP It to	MCLOCK,1	;compare
execute CLOCKS	jnz	\$ + 5	<pre>;true flag (1) ;if false do not</pre>
	c a l l	aclocks	;execute task
CLOCKS if true	jmp	<b>ป</b> ิกไดอ	return to monitor
; atMLOGIN:		DMLOGIN	;execute
contingency code	CND	MLOGIN, 1	;compare
contingency resu	1 ( ( ( )		itrue flag (1)
execute LOGINO	jnz	\$ + 5	;if false do not
LOGINO if true	call	ONIDCAG	iexecute task
;	jno	anloo	return to monitor
atTLOGIN: contingency code		<b>OTLOGIN</b>	; execute
contingency result	CMD	TLOGIN, 1	;compare
contingency resul			itrue flag (1)
execute LOGIN	jnz	\$ + 5	;if false do not
if true	call	aLOGIN	;execute task LOGIV
;	jno	amlos	return to monitor
	call FLOGOU	arlogou	;execute
, , , , , , , , , , , , , , , , , , , ,	CITID	TLOGOU,1	;compare



contingency result to					
			itrue flag (1)		
	jnz	\$ + 5	;if false do not		
execute LOGOUT					
	call	alogout	;execute task		
LOGOUT if true					
	jno	ปิดโดอ	; return to monitor		
:	,				
atmsgin:	call	aMSGIN	;execute		
contingency code			7 6 7 6 6 6 6 6		
egiteringency code	CTIO	MSGIN, 1	;compare		
continuency resu	_	.001 17 1	/ COMB		
Contingency resu	16 60		** nuo (1)		
		\$ + 5	itrue flag (1)		
MSCSTO	jnz	7 7 7	;if false do not		
execute MSGSTO		34400070			
W00070 14	call	∂MSGSTO	;execute task		
MSGSTO if true					
	jπο	oo l m fr	return to monitor		
	end		;software listing		
complete					

this realization consumes 71.180 watts of power and contains 162. chips.



## APPENDIX E

## NEWCSDL.FOR OUTPUT LISTING (HARDWARE)

```
central processing unit
        device:intel 8086 microprocessor(max=mode,no
loi, (otn
         connections:
          pins
15, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 39, 38, 37, 36, 35 =
a(0:19)
          pins 16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,39 =
d(0:15)
          pin 17 (nmi) = gnd
          pin 18 (intr) = gnd
          pin 19 = clk
          pin 34 = phe-bar
          pin 33 (mn/max-bar) = and
          pin 32 (rd-bar) = n.c.
          pin 31 (rg-bar/qt0-bar) = n.c.
          pin 30 (rg-bar/gt1-bar) = n.c.
          pin 29 (lock-bar) = n.c.
          pin 28 = s2-bar
          pin 27 = s1-bar
          pin 26 = s0-bar
          pin 25 (gs0) = n.c.
          pin 24 (qs1) = n.c.
          pin 23 (test-bar) = gnd
          pin 22 = ready
          pin 21 = reset
          pins 1,20 = and
          pin 40 = +5v
       clock generator (0.125 us
        device: intel 8284 clock gen and driver for 8086
cou, ic2
        connections:
         pin 1 (csync) = qnd
         pin 3 (aen1-bar) = and
         pin 4 (rdv1) = +5v
         vbeer = (vbeer) 5 nic
         bnp = (Sybr) 0 and
         pin 7 (aen2-bar) = and
         pin 8 = clk
         pin 10 = reset
         pin 11 = res-bar
         pin 13 (f/c-bar) = gnd
         pin 14 (efi) = and
         pin 15 (async-bar) = +5v
         pins 1b,17 (xtal(1:2)) = device: 24 mhz crystal
```



```
pins 9 = and
  pin 18 = +5v
octal bus transceiver/data bits 0:7
 device: intel 8286 octal bus transceiver, ic3
 connections:
  pins 19,18,17,16,15,14,13,12 (dp(0:7)) = dp(0:7)
  pin 1 (a0) = d(0)
  pin 2 (a1) = d(1)
  pin 3 (a2) = d(2)
  pin 4 (a3) = d(3)
  pin 5 (a4) = d(4)
  pin 6 (a5) = d(5)
  oin 7 (a5) = d(6)
  sin 8 (a7) = d(7)
  pin 9 (oe-par) = .not. den
  pin 11 (t) = dt/r-par
  pin 10 = and
  pin 20 = +5v
octal bus transceiver/data bits 8:15
 device: intel 8286 octal bus transceiver, ic4
 connections:
  pins 19,18,17,16,15,14,13,12 (db(0:7)) = db(8:15)
  pin 1 (a0) = d(0)
  pin 2 (a1) = d(1)
  oin 3 (a2) = d(2)
  pin 4 (a3) = d(3)
  pin 5 (a4) = d(4)
  pin 6 (a5) = d(5)
  pin 7 (a6) = d(6)
  pin 8 (a7) = d(7)
  pin 9 (oe-par) = .not. den
  pin 11 (t) = dt/r-bar
  pin 10 = qnd
  pin 20 = +5v
ous controller
device: intel 8288 bus controller for 8086 cbu, ic5
connections:
  pin 19 = s0-bar
  sin 3 = s1-bar
  pin 18 = s2-bar
  pin 2 = c1k
  pin 5 = ale
  pin 16 = den
  pin 4 = dt/r-bar
  pin b (ae-par) = and
  pin 1 (ipb) = +5v
  ned-obrm = 7 nic
  oin 9 = mwtc-bar
  pin 11 = iowc-bar
  oin 13 = iorc-bar
  pin 14 = inta-bar
```



```
pin 15 (cen) = +5v
  pin 10 = and
  pin 20 = +5v
octal latch/address bits 0:7
device: intel 8282 octal latch for 8086 cou, ic6
connections:
  pins 1,2,3,4,5,6,7,8 (di(0:7)) = a(0:7)
  pins 19,18,17,16,15,14,13,12 (do(0:7) = a(0:7)
  pin 9 (pe-par) = qnd
  pin 11 (sto) = ale
  pin 10 = qnd
  oin 20 = +5v
octal latch/address bits 8:15
device: intel 8282 octal latch for 8086 cpu, ic7
connections:
  pins 1,2,3,4,5,6,7,8 (di(0:7)) = a(8:15)
  pins 19,18,17,16,15,14,13,12 (do(0:7)) = a(8:15)
  pin 9 (oe-par) = and
  pin 11 (sto) = ale
  pin 10 = and
  v\ddot{c} + = 05 \text{ nic}
octal latch/address bits 15:19
device: intel 8282 octal latch for 8086 cpu, ic8
connections:
  pins 1,2,3,4 (di(0:3)) = a(16:19)
  pins 19,18,17,16 (do(0:3) = a(16:19)
  pins 5,6,7,8 (di(3:7)) = and
  pin 9 (pe-par) = qnd
  pin 11 (sto) = ale
  pin 10 = qnd
  pin 20 = +5v
address decoder/address for memory select
device: intel 8205 1-of-8 binary decoder, ic9
connections:
 pin 15 (o(0)) = csu-par(1)
 sin 14 (s(1)) = csu-par(2)
 pin 13 (p(2)) = csu-par(3)
 oin 12 (o(3)) = csu-bar(4)
 pin 11 (p(4)) = csu-par(5)
 pin 10 (o(5)) = csu-bar(6)
 pin 9 (o(6)) = csu-bar(7)
  pin 7 (o(7)) = csu-bar(8)
  pin 1 = a(15)
  pin 2 = a(16)
  pin 3 = a(17)
  pin 4 (el-par) = a(0)
  sin 5 (e2-sar) = a(18)
  oin 6 (e3) = .not. a(19)
  bnc = 8 nic
  pin 16 = +5v
address decoder/address for memory select
```



```
device: intel 8205 1-of-8 binary decoder, ic10
 connections:
  oin 15 (o(0)) = csu-par(9)
  oin 14 (o(1)) = csu-bar(10)
  pin 13 (o(2)) = csu-bar(11)
  pin 12 (p(3)) = csu-par(12)
  oin 11 (o(4)) = csu-bar(13)
  pin 10 (p(5)) = csu-bar(14)
  pin 9 (o(6)) = csu-bar(15)
  oin 7 (o(7)) = csu-bar(16)
  pin 1 = a(15)
  oin 2 = a(16)
  pin 3 = a(17)
  pin 4 (e1-par) = a(0)
  pin 5 (e2-par) = a(19)
  pin 6 (e3) = a(18)
  bng = 8 nio
  pin 16 = +5v
address decoder/address for memory select
 device: intel 8205 1-of-8 binary decoder, ic11
connections:
  oin 15 (o(0)) = csu-bar(17)
  pin 14 (p(1)) = csu-bar(18)
  oin 13 (o(2)) = csu+bar(19)
  pin 12 (p(3)) = csu-par(20)
  pin 11 (o(4)) = csu-par(21)
  pin 10 (o(5)) = csu-bar(22)
  pin 9 (o(6)) = csu-bar(23)
  pin 7 (o(7)) = csu-bar(24)
  pin 1 = a(15)
  pin 2 = a(16)
  oin 3 = a(17)
 oin + (e1-par) = a(0)
  pin 5 (e2-par) = a(18)
  oin b (e3) = a(19)
  bnp = gnd
  pin 16 = +5v
address decoder/address for memory select
device: intel 8205 1-of-8 binary decoder, ic12
connections:
  pin 15 (p(0)) = csu-par(25)
  pin 14 (o(1)) = csu-par(26)
 pin 13 (p(2)) = csu-par(27)
 oin 12 (o(3)) = csu-bar(28)
 pin 11 (o(4)) = csu-par(29)
 pin 10 (o(5)) = csu-par(30)
 pin 9 (o(6)) = csu-bar(31)
 oin 7 (o(7)) = csu-bar(32)
 oin 1 = a(15)
 pin 2 = a(16)
 oin 3 = a(17)
```



```
oin 4 (el-par) = a(0)
  pin 5 (e2-par) = a(18)
  pin 6 (e3) = .not. a(19)
  bnc = 8 and
  pin 16 = +5v
address decoder/address for memory select
 device: intel 8205 1-of-8 binary decoder, ic13
 connections:
  pin 15 (o(0)) = csl-bar(1)
  oin 14 (o(1)) = csl-par(2)
  pin 13 (p(2)) = csl-bar(3)
  pin 12 (o(3)) = csl-par(4)
  sin 11 (s(4)) = csl-bar(5)
  sin 10 (s(5)) = csl-bar(6)
  pin 9 (o(6)) = csl-bar(7)
  oin 7 (o(7)) = csl-bar(8)
  pin 1 = a(15)
  pin 2 = a(16)
  oin 3 = a(17)
  pin 4 (el-par) = bhe-bar
  sin 5 (e2-sar) = a(18)
  pin 6 (e3) = .not. a(19)
  bnc = 8 nic
  pin 16 = +5v
address decoder/address for memory select
device: intel 8205 1-of-8 binary decoder, ic14
connections:
 pin 15 (p(0)) = csl-par(9)
 oin 14 (o(1)) = csl-bar(10)
 pin 13 (o(2)) = csl-bar(11)
 oin 12 (o(3)) = csl-bar(12)
 pin 11 (p(4)) = csl-par(13)
 oin 10 (o(5)) = csl-par(14)
 sin 9 (o(6)) = csl-bar(15)
 pin 7 (o(7)) = csl-par(16)
 sin 1 = a(15)
 pin 2 = a(16)
 sin 3 = a(17)
 pin 4 (el-par) = bhe-bar
 pin 5 (e2-par) = a(19)
 pin 6 (e3) = a(18)
 bng = 8 nic
  pin 16 = +5v
address decoder/address for memory select
device: intel 8205 1-of-8 binary decoder, ic15
connections:
  pin 15 (o(0)) = csl-bar(17)
 pin 14 (p(1)) = csl-par(18)
 pin 13 (o(2)) = csl-bar(19)
 pin 12 (o(3)) = csl-bar(20)
 pin 11 (o(4)) = csl-bar(21)
```



```
pin 10 (p(5)) = csl-bar(22)
         pin 9 (o(6)) = csl-bar(23)
         pin 7 (o(7)) = csl-par(24)
         pin 1 = a(15)
         oin 2 = a(16)
         sin 3 = a(17)
         pin 4 (el-par) = bhe-bar
         pin 5 (e2-par) = a(18)
         sin 6 (e3) = a(19)
         oin 8 = and
         oin 16 = +5v
       address decoder/address for memory select
        device: intel 8205 1-of-8 binary decoder, ic16
        connections:
         pin 15 (o(0)) = csl-par(25)
         sin 14 (s(1)) = csl-par(26)
         pin 13 (p(2)) = csl-par(27)
         pin 12 (p(3)) = csl-par(28)
         pin 11 (o(4)) = csl-par(29)
         sin 10 (s(5)) = csl-par(30)
         \sin 9 (o(6)) = csl-bar(31)
         oin 7 (o(7)) = csl-bar(32)
         oin 1 = a(15)
         pin 2 = a(16)
         pin 3 = a(17)
         oin 4 (el-bar) = bhe-bar
         sin 5 (e2-sar) = a(18)
         pin 6 (e3) = .not. a(19)
         bnc = 8 nic
         oin 16 = +5v
       condition mode input interface hardware to sense
signal KEYFLG
        device: intel 8212 8 bit i/o port, ic 17
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYFLG(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) \le and
         oin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 0)
         pin 13 (ds2) = ino .and. doin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYFLG
        device: intel 8212 8 bit i/o port, ic 18
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYFLG(9:16)
remainder to
```



```
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le niq
         oin 11 (sto) = and
         pin 1 (dsl-bar) = .not. (decode a(8:15) value 0)
         pin 13 (ds2) = inp .and. doin
         pin 24 = +5v
         pin 12 = and
        16 bit output port composed of two 8 bit ports
            x1 is for low order byte
            x9 is for high order byte
        condition-mode output interface hardware to issue
signal: x1
         device: intel 8212 8-bit i/o port, ic 19
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x1(1:8); if
8 are req
          v2+ = (tm) S  niq
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 0)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x9
         device: intel 8212 8-bit i/o port, ic 20
         connections:
          pins 3.5,7.9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x9(1:8); if
8 are rea
          v2+ = (km)  2 nia
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 1)
          pin 24 (vcc) = +5v
          bnp = (bnp) \le 1
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 21
        connections:
         pins 3.5,7.9,16.18,20.22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         oins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) \le niq
         oin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 1)
         pin 13 (ds2) = inp .and. doin
```



```
pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 22
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         oins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         pin = (bm) = and
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 1)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 23
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) \le and
         pin 11 (stp) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 2)
         oin 13 (ds2) = inp .and. doin
         oin 24 = +5v
         pin 12 = qnd
       condition mode input interface hardware to sense
signal KEYCHA
        device:intel 8212 8 bit i/o port, ic 24
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le niq
         pin 11 (stp) = and
         oin 1 (ds1-bar) = .not. (decode a(8:15) value 2)
         ricb .bns. qni = (Set) 13 inc
         pin 24 = +5v
         pin 12 = qnd
        16 oit output port composed of two 8 bit ports
            x17 is for low order byte
            x25 is for high order byte
        condition-mode output interface hardware to issue
```



```
signal: x17
         device: intel 8212 8-bit i/o port, ic 25
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x17(1:8); if
8 are req
          v^2 + = (tm)  s v^2 + 5v
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 2)
          pin 24 (vac) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x25
         device: intel 8212 8-bit i/o port, ic 26
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x25(1:8); if
8 are req
          v2+ = (bm) S nia
          pin 11 (stb) = gnd
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 3)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 27
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) S nic
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 3)
         pin 13 (ds2) = inp .and. dbin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 28
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bin 2 (md) = and
         pin 11 (sto) = and
```



```
pin 1 (ds1-bar) = .not. (decode a(8:15) value 3)
         oin 13 (ds2) = inp .and. doin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 29
        connections:
         pins 3.5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
         bnp = (bm) S niq
         pin 11 (sto) = and
         sin 1 (ds1-bar) = .not. (decode a(0:7) value 4)
         oin 13 (ds2) = inp .and. dbin
         sin 24 = +5v
         bnp = S1 nic
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 30
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
ground
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         pin 2 (md) = and
         sin 11 (sts) = and
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 4)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
        16 bit output port composed of two 8 bit ports
            x33 is for low order byte
            x41 is for high order byte
        condition-mode output interface hardware to issue
signal: x33
         device: intel 8212 8-bit i/o port, ic 31
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x33(1:8); if
8 are req
          pin 2 (md) = +5v
          pin 11 (stb) = qnd
          oin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 4)
          pin 24 (vac) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
```



```
signal: x41
         device: intel 8212 8-bit i/o port, ic 32
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x41(1:8); if
8 are req
          v_{c+} = (b_m) \le niq
          pin 11 (stb) = and
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 5)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x49 is for low order byte
            x57 is for high order byte
        condition-mode output interface hardware to issue
signal: x49
         device: intel 8212 8-bit i/o port, ic 33
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x49(1:8); if
8 are req
          v_{ct} = (bm) \leq v_{ct}
          pin 11 (stb) = gnd
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value b)
          pin 24 (vcc) = +5v
          tnc = (tnc) 12
        condition-mode output interface hardware to issue
signal: x57
         device: intel 8212 8-bit i/o port, ic 34
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x57(1:8); if
8 are req
          v2+ = (bm)  2 niq
          oin 11 (stb) = and
          pin 1 (ds1-har) = wr-par
          pin 13 (ds2) = out .and. (decode a(0:7) value 7)
          pin 24 (vcc) = +5v
          bnp = (bnp) \leq 1 and
        16 bit output port composed of two 8 bit ports
            x65 is for low order byte
            x73 is for high order byte
        condition-mode output interface hardware to issue
signal: x65
         device: intel 8212 8-bit i/o port, ic 35
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x65(1:8); if
8 are req
```



```
v_{c+} = (bm) \leq v_{c+}
                        pin 11 (stb) = and
                        pin 1 (dsl-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 8)
                        pin 24 (vac) = +5v
                        pin 12 (and) = and
                   condition-mode output interface hardware to issue
signal: x73
                      device: intel 8212 8-bit i/o port, ic 36
                      connections:
                        pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
                        pins 4.6.8.10.15.17.19.21 (do(1:8)) = x73(1:8); if
8 are req
                        vigeteq vigete vigete
                        pin 11 (stb) = and
                        pin 1 (ds1-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 9)
                        pin 24 (vac) = +5v
                        pin 12 (and) = and
                    16 bit output port composed of two 8 bit ports
                             x81 is for low order byte
                             x89 is for high order byte
                   condition-mode output interface hardware to issue
signal: x81
                      device: intel 8212 8-bit i/o port, ic 37
                      connections:
                        pins 3.5.7.9.16.13.20.22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = x81(1:8); if
8 are req
                        v_{c+} = (bm) \leq niq
                        pin 11 (stb) = qnd
                        pin 1 (dsl-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 10)
                        pin 24 (vsc) = +5v
                        pin 12 (and) = and
                   condition-mode output interface hardware to issue
signal: x89
                     device: intel 8212 8-bit i/o port, ic 38
                      connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = x89(1:8); if
8 are req
                        v2+ = (tm) S  nia
                        pin 11 (stb) = and
                        pin 1 (dsl-bar) = wr-par
                        pin 13 (ds2) = out .and. (decode a(0:7) value 11)
                        pin 24 (vcc) = +5v
                        pin 12 (and) = and
                   15 bit butbut port composed of two 8 bit ports
                             x97 is for low order byte
                             x105 is for high order byte
```



```
condition-mode output interface hardware to issue
signal: x97
         device: intel 8212 8-bit i/o port, ic 39
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = \times 97(1:8); if
8 are req
          v_{ct} = (bm) \leq v_{ct}
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 12)
          pin 24 (vsc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
         device: intel 8212 8-bit i/o port, ic 40
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x105(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 13)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x113 is for low order byte
            x121 is for high order byte
        condition-mode output interface hardware to issue
signal: x113
         device: intel 8212 8-bit i/o port, ic 41
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x113(1:8)
; if 8 are req
              2 \text{ (md)} = +5v
          oin
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 14)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x121
         device: intel 8212 8-bit i/o port, ic 42
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4, 6, 8, 10, 15, 17, 19, 21 (do(1:8)) = x121(1:8)
; if 8 are rea
          v2+ = (tm)  s nia
          pin 11 (stb) = and
```



```
pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 15)
          pin 24 (vec) = +5v
          tnp = (tnp) 12 
        16 bit output port composed of two 8 bit ports
            x129 is for low order byte
            x137 is for high order byte
        condition-mode output interface hardware to issue
signal: x129
         device: intel 8212 8-bit i/o port, ic 43
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,5,8,10,15,17,19,21 (do(1:8)) = x129(1:8)
; if 8 are req
          v2+ = (bm) S \quad nia
          bin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 16)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x137
         device: intel 8212 8-bit i/o port, ic 44
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x137(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = gnd
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 17)
          pin 24 (vcc) = +5v
          bin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x145 is for low order byte
            x153 is for high order ovte
        condition-mode output interface hardware to issue
signal: x145
         device: intel 8212 8-bit i/o port, ic 45
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x145(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 18)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x153
```



```
device: intel 8212 8-bit i/o port, ic 46
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,5,8,10,15,17,19,21 (do(1:8)) = x153(1:8)
; if 8 are rea
          pin = 2 (md) = +5v
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 19)
          pin 24 (vsc) = +5v
          pin 12 (gnd) = and
        16 bit output port composed of two 8 bit ports
            x161 is for low order byte
            x169 is for high order byte
        condition-mode output interface hardware to issue
signal: x161
         device: intel 8212 8-bit i/o port, ic 47
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = \times 161(1:8)
; if 8 are req
              2 (md) = +5v
          pin
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 20)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x169
         device: intel 8212 8-bit i/o port, ic 48
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 169(1:8)
; if 8 are rea
              2 (md) = +5v
          pin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin
          pin 13 (ds2) = out .and. (decode a(0:7) value 21)
          pin 24 (vcc) = +5v
          bnc = (bnc) = and
        16 bit output port composed of two 8 bit ports
            x177 is for low order byte
            x185 is for high order byte
        condition-mode output interface hardware to issue
signal: x177
         device: intel 8212 8-bit i/o port, ic 49
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x177(1:8)
; if 8 are rea
          pin 2 (md) = +5v
```



```
pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 22)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x185
         device: intel 8212 8-bit i/o port, ic 50
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 185(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = and
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 23)
          pin 24 (vac) = +5v
          tnp = (tnp) 12 
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 51
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) \le niq
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 5)
         oin 13 (ds2) = ino .and. doin
         0in 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 52
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
ground
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) S nic
         pin 11 (stb) = gnd
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 5)
         oin 13 (ds2) = ino .and. dbin
         pin 24 = +5v
         pin 12 = qnd
        16 bit output port composed of two 8 bit ports
            x193 is for low order byte
            x201 is for high order byte
```



```
condition-mode output interface hardware to issue
signal: x193
         device: intel 8212 8-bit i/o port, ic 53
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = x193(1:8)
; if 8 are rea
          pin
              2 \text{ (md)} = +5v
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 24)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x201
         device: intel 8212 8-bit i/o port, ic 54
         connections:
          pins 3.5,7.9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = \times 201(1:8)
; if 8 are rea
              v^2 + = (t^2)^2
          pin
          pin 11 (stb) = and
          oin
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 25)
          pin 24 (vec) = +5v
          pin 12 (qnd) = qnd
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 55
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bnp = (bm) \le niq
         pin 11 (stp) = qnd
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 6)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 56
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le nic
```



```
pin 11 (sto) = gnd
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 6)
         pin 13 (ds2) = inp .and. doin
         pin 24 = +5v
         pin 12 = qnd
        16 bit output port composed of two 8 bit ports
            x209 is for low order byte
            x217 is for high order byte
        condition-mode output interface hardware to issue
signal: x209
         device: intel 8212 8-bit i/o port, ic 57
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x209(1:8)
; if 8 are req
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 26)
          pin 24 (vsc) = +5v
          bn = (bnp) = and
        condition-mode output interface hardware to issue
signal: x217
         device: intel 8212 8-bit i/o port, ic 58
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 217(1:8)
; if 8 are rea
              v2+ = (bm) S
          pin
          pin 11 (stb) = and
          pin
              1 (ds1-bar) = \pi r - bar
          oin 13 (ds2) = out .and. (decode a(0:7) value 27)
          pin 24 (vcc) = +5v
          bnp = (bnp) \le 1 and
        16 bit output part composed of two 8 bit parts
            x225 is for low order byte
            x233 is for high order oyte
        condition-mode output interface hardware to issue
signal: x225
         device: intel 8212 8-bit i/o port, ic 59
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x225(1:8)
; if 8 are req
          pin
              2 (md) = +5v
          pin 11 (stb) = and
              1 (ds1-har) = wr-par
          pin 13 (ds2) = out .and. (decode a(0:7) value 28)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
```



```
signal: x233
         device: intel 8212 8-bit i/o port, ic 60
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x233(1:8)
; if 8 are rea
          nin
              2 \text{ (md)} = +5v
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 29)
          pin 24 (vcc) = +5v
          pin 12 (gnd) = gnd
        16 bit output port composed of two 8 bit ports
            x241 is for low order byte
            x249 is for high order syte
        condition-mode output interface hardware to issue
signal: x241
         device: intel 8212 8-bit i/o port, ic of
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x241(1:8)
; if 8 are req
          pin 11 (stb) = qnd
             1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 30)
          pin 24 (vac) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x249
         device: intel 8212 8-bit i/o port, ic 62
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x249(1:8)
; if 8 are rea
          v2+ = (bm) S nia
          pin 11 (stb) = qnd
             1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 31)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x257 is for low order byte
            x265 is for high order byte
        condition-mode output interface hardware to issue
signal: x257
         device: intel 8212 8-bit i/o port, ic 63
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,5,8,10,15,17,19,21 (do(1:8)) = \times 257(1:8)
; if 8 are req
```



```
v_{c+} = (bm) \leq v_{c+}
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 32)
          pin 24 (vcc) = +5v
          bn = (bn = 1)
        condition-mode output interface hardware to issue
signal: x265
         device: intel 8212 8-bit i/o port, ic 64
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 265(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = qnd
          pin = 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 33)
          pin 24 (vsc) = +5v
          tnp = (bnp) 12  and
        16 bit output port composed of two 8 bit ports
            x273 is for low order byte
            x281 is for high order byte
        condition-mode output interface hardware to issue
signal: x273
         device: intel 8212 8-bit i/o port, ic 65
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x273(1:8)
; if 8 are rea
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 34)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x281
         device: intel 8212 8-bit i/o port, ic 66
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = dh(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x281(1:8)
; if 8 are req
              2 (md) = +5v
          pin
          poin 11 (stb) = qnd
              1 (dsl-bar) = wr-bar
          pin
          pin 13 (ds2) = out .and. (decode a(0:7) value 35)
          pin 24 (vcc) = +5v
          pin 12 (qnd) = qnd
        16 bit output port composed of two 8 bit ports
            x289 is for low order byte
            x297 is for high order byte
```



```
condition-mode output interface hardware to issue
signal: x289
         device: intel 8212 8-bit i/o port, ic 67
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = x289(1:8)
; if 8 are req
          v2+ = (bm) S \quad nia
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 36)
          pin 24 (vec) = +5v
          bin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x297
         device: intel 8212 8-bit i/o port, ic 68
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x297(1:8)
; if 8 are req
          v2+ = (bm) S  nia
          pin 11 (stb) = qnd
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 37)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        16 oit output port composed of two 8 bit ports
            x305 is for low order byte
            x313 is for high order byte
        condition-mode output interface hardware to issue
signal: x305
         device: intel 8212 8-bit i/o port, ic 69
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = \times 305(1:8)
; if 8 are req
          v2+ = (bm) S  nia
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 38)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x313
         device: intel 8212 8-bit i/o port, ic 70
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 313(1:8)
; if 8 are req
          v2+ = (bm)  nia
          pin 11 (stb) = and
```



```
pin 1 (dsl-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 39)
                        pin 24 (vcc) = +5v
                        pin 12 (and) = and
                   16 bit output port composed of two 8 bit ports
                             x321 is for low order byte
                             x329 is for high order byte
                   condition-mode output interface hardware to issue
signal: x321
                     device: intel 8212 8-bit i/o port, ic 71
                     connections:
                        pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = x321(1:8)
; if 8 are req
                                 2 \text{ (md)} = +5v
                        pin
                        pin 11 (stp) = and
                                 1 (dsl-bar) = wr-bar
                        pin
                        pin 13 (ds2) = out .and. (decode a(0:7) value 40)
                        pin 24 (vec) = +5v
                        pin 12 (qnd) = qnd
                   condition-mode output interface hardware to issue
signal: x329
                     device: intel 8212 8-bit i/o port, ic 72
                     connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 329(1:8)
; if 8 are req
                        v2+ = (tm) S nia
                        pin 11 (stb) = and
                                 1 (ds1-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 41)
                        pin 24 (vcc) = +5v
                        pin 12 (qnd) = qnd
                   16 bit output port composed of two 8 bit ports
                             x337 is for low order byte
                             x345 is for high order byte
                   condition-mode output interface hardware to issue
signal: x337
                     device: intel 8212 8-bit i/o port, ic 73
                     connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 337(1:8)
; if 8 are req
                        pin
                                 v^{2} + v^{2} = v^{2} = v^{2} + v^{2} = v^{2
                        pin 11 (stb) = and
                                 1 (ds1-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 42)
                        pin 24 (vsc) = +5v
                        pin 12 (and) = and
                   condition-mode output interface hardware to issue
signal: x345
```



```
device: intel 8212 8-bit i/o port, ic 74
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x345(1:8)
; if 8 are req
              v^{2} + = (t^{2})^{2}
          pin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 43)
          pin 24 (vac) = +5v
          bin 12 (gnd) = and
        16 bit output port composed of two 8 bit ports
            x353 is for low order byte
            x361 is for high order byte
        condition-mode output interface hardware to issue
signal: x353
         device: intel 8212 8-bit i/o port, ic 75
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = x353(1:8)
; if 8 are rea
          v2+ = (bm) S nio
          pin 11 (stb) = qnd
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 44)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x361
         device: intel 8212 8-bit i/o port, ic 76
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 361(1:8)
; if 8 are rea
          oin
              2 (md) = +5v
          pin 11 (stb) = and
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 45)
          pin 24 (vac) = +5v
          bnp = (bnp) \le 1
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 77
        connections:
         pins 3.5.7.9.16.18.20.22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
         bnp = (bm) \le nig
         pin 11 (stb) = qnd
```



```
pin 1 (ds1-bar) = .not. (decode a(0:7) value 7)
         pin 13 (ds2) = inp .and. doin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 78
        connections:
         pins 3.5.7.9.16.18.20.22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le niq
         pin 11 (sto) = and
         oin 1 (ds1-bar) = .not. (decode a(8:15) value 7)
         pin 13 (ds2) = inp.and. dpin
         pin 24 = +5v
         pin 12 = and
        16 bit output port composed of two 8 bit ports
            x369 is for low order byte
            x377 is for high order byte
        condition-mode output interface hardware to issue
signal: x369
         device: intel 8212 8-bit i/o port, ic 79
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x369(1:8)
; if 8 are req
              2 (md) = +5v
          pin
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 46)
          pin 24 (vcc) = +5v
          bnc = (bnc) \le 1 and
        condition-mode output interface hardware to issue
signal: x377
         device: intel 8212 8-bit i/o port, ic 80
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 377(1:8)
; if 8 are req
              v^{2} + = (bm)^{2}
          pin
          pin 11 (stb) = gnd
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 47)
          pin 24 (vcc) = +5v
          bin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x385 is for low order byte
            x393 is for high order byte
```



```
condition-mode output interface hardware to issue
signal: x385
         device: intel 8212 8-bit i/o port, ic 81
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = dp(1:8)
          pins 4,5,8,10,15,17,19,21 (do(1:8)) = x385(1:8)
; if 8 are req
              2 \text{ (md)} = +5v
          nin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 48)
          pin 24 (vsc) = +5v
          pin 12 (qnd) = qnd
        condition-mode output interface hardware to issue
signal: x393
         device: intel 8212 8-bit i/o port, ic 82
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 393(1:8)
; if 8 are req
          v_{ct} = (t_m)  2 oic
          pin 11 (stb) = and
          pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 49)
          pin 24 (vsc) = +5v
          pin 12 (qnd) = qnd
        16 bit output part composed of two 8 bit parts
            x401 is for low order byte
            x409 is for high order byte
        condition-mode output interface hardware to issue
signal: x401
         device: intel 8212 8-bit i/o port, ic 83
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 401(1:8)
; if 8 are req
          oin 2 (md) = +5v
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 50)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x409
         device: intel 8212 8-bit i/o port, ic 84
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 409(1:8)
; if 8 are req
          v_{ct} = (bm) = +5v
          pin 11 (stb) = gnd
```



```
pin 1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 51)
          pin 24 (vcc) = +5v
          bn = (bn = 12)
        16 bit output port composed of two 8 bit ports
            x417 is for low order byte
            x425 is for high order byte
        condition-mode output interface hardware to issue
signal: x417
         device: intel 8212 8-bit i/o port, ic 85
         connections:
          pins 3.5.7.9.16.18.20.22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = \times 417(1:8)
; if 8 are rea
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
          pin
              1 (dsl-bar) = wr-oar
          pin 13 (ds2) = out .and. (decode a(0:7) value 52)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x425
         device: intel 8212 8-bit i/o port, ic 86
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 425(1:8)
; if 8 are red
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 53)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        16 pit output port composed of two 8 pit ports
            x433 is for low order byte
            x441 is for high order byte
        condition-mode output interface hardware to issue
signal: x433
         device: intel 8212 8-bit i/o port, ic 87
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 433(1:8)
; if 8 are rea
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 54)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x441
```



```
device: intel 8212 8-bit i/o port, ic 88
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = \times 441(1:8)
; if 8 are req
              2 \text{ (md)} = +5v
          pin
          pin 11 (stb) = and
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 55)
          pin 24 (vcc) = +5v
          pin 12 (qnd) = qnd
        16 bit output port composed of two 8 bit ports
            x449 is for low order byte
            x457 is for high order byte
        condition-mode output interface hardware to issue
signal: x449
         device: intel 8212 8-bit i/o port, ic 89
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.6.8.10.15.17.19.21 (do(1:8)) = \times 449(1:8)
; if 8 are red
          v^2 + = (bm) \leq riq
          pin 11 (stb) = and
          oin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 56)
          pin 24 (vec) = +5v
          pin 12 (qnd) = qnd
        condition-mode output interface hardware to issue
signal: x457
         device: intel 8212 8-bit i/o port, ic 90
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 457(1:8)
; if 8 are rea
          v_{c+} = (t_{cm}) \leq v_{cm}
          pin 11 (stb) = and
              1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 57)
          pin 24 (vcc) = +5v
          bng = (bng) \le 1
        16 bit output port composed of two 8 bit ports
            x465 is for low order byte
            x473 is for high order byte
        condition-mode output interface hardware to issue
signal: x465
         device: intel 8212 8-bit i/o port, ic 91
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 465(1:8)
; if 8 are req
          pin 2 (md) = +5v
```



```
pin 11 (stb) = and
                        pin 1 (dsl-bar) = wr-bar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 58)
                        pin 24 (vcc) = +5v
                        poin 12 (gnd) = gnd
                   condition-mode output interface hardware to issue
signal: x473
                     device: intel 8212 8-bit i/o port, ic 92
                     connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                        pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 473(1:8)
; if 8 are rea
                        v2+ = (bm) S niq
                        pin 11 (stb) = and
                                 1 (ds1-bar) = wr-oar
                        pin 13 (ds2) = out .and. (decode a(0:7) value 59)
                        pin 24 (vcc) = +5v
                       pin 12 (and) = and
                   16 bit output port composed of two 8 bit ports
                            x481 is for low order byte
                             x489 is for high order byte
                   condition-mode output interface hardware to issue
signal: x481
                     device: intel 8212 8-bit i/o port, ic 93
                     connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                       pins 4,6,8,10,15,17,19,21 (do(1:8)) = x481(1:8)
; if 8 are req
                                 2 \text{ (md)} = +5v
                       pin
                       oin 11 (stb) = and
                                1 (ds1-bar) = wr-bar
                       pin 13 (ds2) = out .and. (decode a(0:7) value 60)
                       pin 24 (vcc) = +5v
                       bin 12 (and) = and
                   condition-mode output interface hardware to issue
signal: x489
                     device: intel 8212 8-bit i/o port, ic 94
                     connections:
                        pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                       pins 4,6,8,10,15,17,19,21 (do(1:8)) = x489(1:8)
; if 8 are rea
                       pin
                                v_{c}^{2} + v_{c}^{2} = v_{c}^{2} + v_{c
                       pin 11 (stb) = qnd
                       pin 1 (dsl-bar) = wr-bar
                       pin 13 (ds2) = out .and. (decode a(0:7) value 61)
                       pin 24 (vcc) = +5v
                       pin 12 (gnd) = gnd
                   16 bit output port composed of two 8 bit ports
                            x497 is for low order byte
                             x505 is for high order byte
                   condition-mode output interface hardware to issue
```



```
signal: x497
         device: intel 8212 8-bit i/o port, ic 95
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = x497(1:8)
; if 8 are rea
          v2+ = (bm) S nig
          pin 11 (stb) = and
          pin = 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 62)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x505
         device: intel 8212 8-bit i/o port, ic 96
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x505(1:8)
; if 8 are req
              2 \text{ (md)} = +5v
          pin
          pin 11 (stp) = and
          pin 1 (dsl-bar) = wr-oar
          pin 13 (ds2) = out .and. (decode a(0:7) value b3)
          pin 24 (vec) = +5v
          pin 12 (and) = and
        16 bit output port composed of two 8 bit ports
            x513 is for low order byte
            x521 is for high order byte
        condition-mode output interface hardware to issue
signal: x513
         device: intel 8212 8-bit i/o port, ic 97
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x513(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = and
              1 (dsl-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 64)
          pin 24 (vcc) = +5v
          pin 12 (qnd) = qnd
        condition-mode output interface hardware to issue
signal: x521
         device: intel 8212 8-bit i/o port, ic 98
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x521(1:8)
; if 8 are req
          oin 2 (md) = +5v
          pin 11 (stb) = qnd
          pin 1 (dsl-bar) = wr-bar
```



```
pin 13 (ds2) = out .and. (decode a(0:7) value 65)
                         pin 24 (vcc) = +5v
                         pin 12 (and) = and
                  condition mode input interface hardware to sense
signal KEYCHA
                    device: intel 8212 8 bit i/o port, ic 99
                    connections:
                       pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
                       oins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
                       bnp = (bm) \le and
                       pin 11 (sto) = qnd
                      pin 1 (ds1-bar) = .not. (decode a(0:7) value 8)
                      pin 13 (ds2) = ino .and. doin
                      pin 24 = +5v
                       pin 12 = gnd
                 condition mode input interface hardware to sense
signal KEYCHA
                    device: intel 8212 8 bit i/o port, ic 100
                    connections:
                       pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
ground
                       pins 4.6.8.10.15.17.19.21(do(9:16)) = db(9:16)
                       bnp = (bm) \le and
                      pin 11 (sto) = qnd
                      pin 1 (ds1-bar) = .not. (decode a(8:15) value 8)
                      pin 13 (ds2) = ino .and. dpin
                      pin 24 = +5v
                      pin 12 = and
                    16 bit output port composed of two 8 bit ports
                              x529 is for low order byte
                              x537 is for high order oyte
                    condition-mode output interface hardware to issue
signal: x529
                      device: intel 8212 8-bit i/o port, ic 101
                      connections:
                         pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
                         pins 4,6,8,10,15,17,19,21 (do(1:8)) = \times 529(1:8)
; if 8 are rea
                         pin
                                   v_{c}^{2} + v_{c}^{2} = v_{c}^{2} + v_{c
                         pin 11 (stb) = gnd
                                   1 (dsl-bar) = wr-bar
                         oin 13 (ds2) = out .and. (decode a(0:7) value 66)
                         pin 24 (vac) = +5v
                         pin 12 (and) = and
                    condition-mode output interface hardware to issue
signal: x537
```



```
device: intel 8212 8-bit i/o port, ic 102
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4.5.8.10.15.17.19.21 (do(1:8)) = x537(1:8)
; if 8 are req
          pin 2 (md) = +5v
          pin 11 (stb) = and
          pin 1 (ds1-bar) = wr-bar
          oin 13 (ds2) = out .and. (decode a(0:7) value 67)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 103
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = db(1:8)
         bno = (bm) \le niq
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 9)
         sin 13 (ds2) = inp .and. doing
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 104
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le and
         pin 11 (sto) = qnd
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 9)
         pin 13 (ds2) = inp .and. doing
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 105
        connections:
         pins 3,5,7,9,16,18,20,22(di(1:8)) = KEYCHA(1:8)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
         bnp = (bm) \le nic
```



```
pin 11 (sto) = and
         oin 1 (ds1-bar) = .not. (decode\ a(0:7)\ value\ 10)
         pin 13 (ds2) = inp .and. dpin
         oin 24 = +5v
         oin 12 = and
       condition mode input interface hardware to sense
       KEYCHA
signal
        device: intel 8212 8 bit i/o port, ic 106
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = KEYCHA(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         pin = (bm) = and
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 10)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal MANPOS
        device: intel 8212 8 bit i/o port, ic 107
        connections:
         oins 3.5.7.9.16.18.20.22(di(1:8)) = MANPOS(1:8)
remainder to
ground
         pins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
         bnp = (bm) \le and
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 11)
         pin 13 (ds2) = inp .and. doin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal MANPOS
       device: intel 8212 8 bit i/o port, ic 108
        connections:
         pins 3,5,7,9,16,18,20,22(di(9:16)) = MANPOS(9:16)
remainder to
around
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:15)
         bin 2 (md) = and
         pin 11 (sto) = qnd
         pin 1 (ds1-bar) = .not. (decode a(8:15) value 11)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
```



```
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 109
        connections:
         pins 3.5.7.9.16.18.20.22(di(1:8)) = KEYCHA(1:8)
remainder to
ground
         pins 4,6,8,10,15,17,19,21(do(1:8)) = do(1:8)
         bno = (bm) \le and
         pin 11 (sto) = and
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 12)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 110
        connections:
         pins 3.5.7.9.16.18.20.22(di(9:16)) = KEYCHA(9:16)
remainder to
tnuorp
         pins 4,6,8,10,15,17,19,21(do(9:16)) = db(9:16)
         bnp = (bm) \le nia
         pin 11 (sto) = qnd
         pin 1 (ds1-par) = .not. (decode a(8:15) value 12)
         pin 13 (ds2) = inp .and. dpin
         pin 24 = +5v
         pin 12 = qnd
        16 bit output port composed of two 8 bit ports
            x545 is for low order byte
            x553 is for high order byte
        condition-mode output interface hardware to issue
signal: x545
         device: intel 8212 8-bit i/o port, ic 111
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x545(1:8)
; if 8 are rea
          pin 2 (md) = +5v
          pin 11 (stb) = and
          oin 1 (ds1-bar) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 68)
          pin 24 (vcc) = +5v
          pin 12 (and) = and
        condition-mode output interface hardware to issue
signal: x553
         device: intel 8212 8-bit i/o port, ic 112
         connections:
          pins 3,5,7,9,16,18,20,22 (di(1:8)) = db(1:8)
          pins 4,6,8,10,15,17,19,21 (do(1:8)) = x553(1:8)
```



```
; if 8 are req
          v2+ = (bm) S  niq
          pin 11 (stb) = gnd
          pin 1 (ds1-har) = wr-bar
          pin 13 (ds2) = out .and. (decode a(0:7) value 69)
          oin 24 (vcc) = +5v
          pin 12 (and) = and
       condition mode input interface hardware to sense
signal KEYCHA
        device: intel 8212 8 bit i/o port, ic 113
        connections:
         pins 3.5.7.9.16.18.20.22(di(1:8)) = KEYCHA(1:8)
remainder to
ground
         pins 4.6.8.10.15.17.19.21(do(1:8)) = do(1:8)
         bnp = (bm) \le and
         pin 11 (sto) = qnd
         pin 1 (ds1-bar) = .not. (decode a(0:7) value 13)
         pin 13 (ds2) = inp .and. dbin
         pin 24 = +5v
         pin 12 = and
```



## INITIAL DISTRIBUTION LIST

	ir.	No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, VA 22314		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, CA 93943		2
3.	Commandant (G-PTE-1) U.S. Coast Guard 2100 Second Street SW Washington, D.C. 20593		2
4.	LTC Alan A. Ross, USAF Code 52RS Naval Postgraduate School Monterey, CA 93943		4
5.	Capt. Bradford D. Mercer, USAF Code 52ZI Naval Postgraduate School Monterey, CA 93943		1
6.	LCDR F. Sutter Fox, USCG c/o Commandant (G-TPP-2) U.S. Coast Guard 2100 Second Street SW Washington, D.C. 20593		2







18507

Thesis F6642

Fox

c.1

Using the Control Design Environment in the design of a data link receiver unit for the Coast Guard HH-65A helicopter.

.119507

Thesis F6642

Fox

c.1

Using the Control Design Environment in the design of a data link receiver unit for the Coast Guard HH-65A helicopter.



thesF6642
Using the Control System Design Environm
3 2768 001 95963 8
DUDLEY KNOX LIBRARY