



**Calhoun: The NPS Institutional Archive** 

**DSpace Repository** 

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1983-06

# Signal processor interface simulation of the AN/SPY-1A radar controller

Kersh, Todd B.

Monterey, California. Naval Postgraduate School

https://hdl.handle.net/10945/19983

This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library



Pudley Knox Library, NPS onterey, CA 93943





## NAVAL POSTGRADUATE SCHOOL

Monterey, California



### THESIS

SIGNAL PROCESSOR INTERFACE SIMULATION OF THE AN/SPY-1A RADAR CONTROLLER

by

Todd B. Kersh

June 1983

Thesis Advisor:

Uno R. Kodres

Approved for public release; distribution unlimited

T208827

REPORT DOCUMENTATION	ON PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM							
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER							
Signal Processor Interface of the AN/SPY-1A Radar Con	5. TYPE OF REPORT & PERIOD COVERED Master's Thesis June, 1983								
Todd B. Kersh	6. PERFORMING ORG. REPORT NUMBER  8. CONTRACT OR GRANT NUMBER(*)								
Naval Postgraduate School Monterey, California 93940	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS								
Naval Postgraduate School Monterey, California 93940		June, 1983  13. NUMBER OF PAGES 94							
4. MONITORING AGENCY NAME & ADDRESS(II dilla	erent from Controlling Office)	UNCLASSIFIED  15. DECLASSIFICATION/ DOWNGRADING SCHEDULE							

6. DISTRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited

17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES


19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

database, simulation, multimicroprocessor, real-time, AEGIS, SPY-1A, Phased Array Radar, Ada, Program Development Language

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This thesis reports on the design and implementation of a simulation of the Signal Processor Interface to the AN/SPY-1A Phased Array Radar Controller. Inherent to the simulation is the development of a representative time sensitive database of the targeting environment. The programming language Ada was utilized as a program development language in the design for the database. The developed Target Database utilizes the 20 mega-byte REMEX (Cont)

S/N 0102- LF- 014- 6601



ABSTRACT (Continued) Block # 20

Data Warehouse 3200 memory storage unit. The simulation of the Signal Processor Interface will allow real time testing of the Naval Postgraduate School's AN/SPY-1A Radar Controller System Model.



Approved for public release; distribution unlimited.

Signal Processor Interface Simulation of the AN/SPY-1A Radar Controller

by


Todd B. Kersh
Captain, United States Army
B.S., United States Military Academy, 1973

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June 1983



#### ABSTRACT

This thesis reports on the design and implementation of a simulation of the Signal Processor Interface to the AN/SPY-1A Phased Array Radar Controller. Inherent to the simulation is the development of a representative time sensitive database of the targeting environment. The programming language Ada was utilized as a program development language in the design for the database. The developed Target Database utilizes the 20 mega-byte REMEX Data Warehouse 3200 memory storage unit. The simulation of the Signal Processor Interface will allow real time testing of the Naval Fostgraduate School's AN/SPY-1A Radar Controller System Mcdel.




#### TABLE OF CONTENTS


I.	INTR	CDUC	CT:	ION		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	10
	Α.	EACK	GI	ROU	NE		•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	10
	В.	DISC	L	AIM	EF		•	•	•	•	•	•	•	•	•		•	•	•	•	•		•	11
	С.	FURF	05	SE	O F	тн	IS	T	ΗE	SI	S	•	•	•		•	•	•	•	•		•		12
	D.	THES	SIS	s c	RG	ANI	ZA	ΤI	ON		•	•	•	•	•	•	•	•	•	•	•	•	•	14
II.	DESI	GN C	F	TE	ΗE	SIG	NA:	L	PR	oc	ES	s so	R	SI	MU	LA	TI	ON	I	•	•	•	•	15
	A .	OVER	RAI	LL	CC	NSI	DE	R A	ΤI	ON	S	•	•	•	•	•	•	•	•	•	•	•	•	15
		1.	De	es i	gn	ing	f	οī	С	ha	n	ge	•	•	•	•	•	•		•	•	•		15
		2.	De	esi	gn	ing	f	οI	E	xt	eı	nsi	bi	li	.ty		•	•	•	•		•	•	16
		3.	Mo	odu	11a	r D	es	ig	n	•	•	•			•	•	•	•	•	•	•	•	•	16
	В.	INTE	ERI	FAC	ES			•				•								•				17
	С.	USE	OF	e a	DA	AS	A	P	RO	GR	Al	M D	ES	ΙG	N	LA	NG	U A	GE	1		•		18
	D.	THE	D I	AT A	BA	SE	•	•	•	•	•		•	•		•						•	•	21
		1.	II	nte	erf	aci	. ng	a	nd	S	to	ora	g ə	;	•	•		•			•	•	•	21
		2.	Ds	esi	.gn	De	ci	si	on	s			•									•	•	22
		3.	D e	esi	g I	۱ .	•	•			•	•				•		•		•			•	24
	E.	THE	S	TAT	'IC	: MC	DE	L	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	26
III.	IMPL	EMEN	T	AT I	ON	OF	T	ΗE	s	IG	N I	AL	PR	00	ES	SO	R	SI	MU	LA	TI	01	N	28
	Α.	TARG	BE:	ГН	I A F	DWA	RE		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	28
	В.	SOFI	W	AR E	E [	EVE	LO	ΡM	ΕN	Т	El	IVE	RO	N M	EN	T	•	•	•	•	•	•	•	30
	С.	A DA	DE	ESI	GN	V S	P	L/	I-	86		IMP	LE	ME	ENT	AT	IC	N			•	•	•	30
	D.	MODU	L	ES	O F	тн	E '	ΤA	RG	ΕT	١ ]	DAT	AΒ	AS	E	•	•	•		•		•	•	31
		1.	G	ene	ra	1 0	cm	m e	nt	S			•		•	•	•	•	•	•	•		•	31
		2.	C	INC	RC	L.P	LI		•	•	•	•	•	•	•	•	•	•	•	•		•	•	32
		3.	CI	REA	TE	.PL	Į	•	•	•	•	•	•	•		•		•	•		•	•		33
		4.	DI	ELE	TE	.PL	I	•	•	•	•	•		•	•		•	•	•			•	•	34
		5.	CI	HAN	GE	.PL	Į	•	•			•	•	•	•	•	•	•	•	•	•	•		35



		6.	E	BLD	_ D	AT	AB	AS	E	. Pl	LΙ	•	•		•	•	•	•	•	•	•	•	•	•	•	35
		7.	P	RI	NT	LS	T.	PI	Ι	•	•	•		,	•	•	•	•	•	•	•	•	•			38
	E.	MOD	UI	ES	0	F	TH	E	S	TAT	ΓI	С	MC	D	ΕL	,	•	•	•		•		•	•	•	39
		1.	G	en	er	al	. С	0 m	m	ent	ts	•	•	•	•	•	•	•	•	•	•	•	•	•	•	39
		2.	S	TA	ΤI	c.	PL	I	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	39
		3.	I	OA	D_	EU	FF	• P	L	I	•	•	•		•	•	•		•	•	•		•	•	•	40
		4.	X	FE	R.	A8	6	•	•	•	•	•		,	•	•	•	•	•	•	•	•		•	•	40
		5.	A	DV	1 E	۷C	. A	86		•	•	•		,	•	•	•	•	•		•	•	•	•	•	40
		6.	I	IS	ΡL	AY	. P	LI		•	•	•		,	•	•	•	•	•	•	•	•	•	•	•	40
	F.	ASS	ΕM	BL	Υ,	С	OM	PI	L	INC	3,	A	NI	)	LI	NK	ΙN	G	•	•		•			•	41
	G.	T ES	ΤI	NG		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	41
IV.	CONC	THE	TC	MC							•															43
T V •						•	•	•	•															•	•	43
	A.	UTI																								41.3
	PRCC																							•	•	43
	B.	FUT																								11.11
	SPY-	' I A	ис	שטינ	مذ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	44
APPENDI	X A:	T	A F	GE	T	C A	TA	ВА	S	E I	P R	0 G	RA	M	L	IS	TI	NO	S	•	•	•	•	•	•	45
	Α.	CON	TB	OL	. P	LI		•	•	•	•		•		•	•	•	•	•	•	•	•	•	•	•	45
	В.	CRE	ΑI	E.	ΡL	I	•	•	•	•	•	•		,	•	•	•	•	•	•	•			•		48
	С.	DEL	ΕΊ	E.	PΙ	I			•	•	•	•		,	•	•		•	•	•	•	•	•	•	•	5 1
	D.	CHA	N G	E.	PL	I	•	•	•	•	•	•		•		•	•		•	•	•	•	•	•	•	53
	E.	BLD	DE	BAS	E.	FI	I.	•	•	•	•	•			•	•	•	•	•	•	•	•	•	•	•	56
	F.	PRI	ΝΊ	LS	T.	FL	I	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	60
	G.	DBA	SE	E.D	CL	;	•	•	•	•	•	•		,	•	•	•	•	•	•	•		•	•	•	61
	н.	ELD	В	FF	. A	86	•		•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	62
APPENDI	. A E •	c	<b>א</b> ידי	OPT T	_	мс	יחרי	T	D	PO!	c P	a M	1 1	т.	S TT	ידא	cc									63
WELTHDI	Α.	STA																								
		A WA																								
	C.	LOA																								
	D.																									
		DIS																								
	F.	ADV	1 1	AC.	• A	CO	,	•	•	•	•	•	•	)	•	•	•	•	•	•	•	•	•	•	•	10



APPENI	DIX	C:	CO	M MOI	N 1	ASSE	MBI	Y	L	A N	GU	AG	E	LI	ST	IN	GS		•	•	•	•	•	71
	A	•	ELDM	ESS	3. l	186			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	71
	E	•	SNDM	ESS	1. 1	186		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	73
APPENI	DIX	D:	SP	Y-1	A M	10DE	LS	II.	1U	LA	TI	ON	I	PRC	GR	A M	L	ΙS	STI	ΝG	S	•	•	75
	A	•	SPYI	EST.	P 1	II			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	75
	В	•	INIT	. A86	<b>5</b> .	•			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	76
	С	•	A WA I	T1.1	186	5.			•	•	•	•		•		•	•	•	•	•	•	•	•	77
	D	•	ADV 2	EVC.	. A 8	6		•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	78
APPENI	DIX	E:	ОВ	JECT	r <del>-</del> (	CRIE	NTE	E D	D	ES	IG	N	O I	T	HE	. [	YN	A	1IC	M	OD	ΕI		79
	A	•	DEFI	NET	НП	PR	ові	. El	1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	79
	В	•	DEVE	LOP	Al	NI N	FOF	R M A	AL	S	TR	AT	ΕO	SY	•	•	•	•	•				•	<b>7</b> 9
	С	•	FOR M	ALIZ	ΖE	THE	SI	: R1	AΤ	EG	Y		•		•	•		•	•		•	•	•	80
			1.	Ider	nti	lfy	the	) (	)b	je	ct	s	aı	nd	th	ei	I	Αt	tr	ih	ut	9.5	5	80
			2.	Ider	nti	fy	Ope	era	at.	io	ns	. 0	n	th	ıe	Ob	j∈	ct	s		•			80
			3.	Esta	a b I	lish	th	ı e	I	nt	eI	fa	C S	es		•	•	•		•		•	•	81
			4.	Code	e †	he	Pac	: ka	ı g	е	Sp	.e.c	ii	fic	at	ic	ns	; ;	i.n	Αđ	la	•	•	81
APPENI	CIX	F:	SI	GNAI	LI	ROC	ESS	O E	3	ΜO	DE	L	σς	SER	l S	MA	NU	IA I						
			( V	ER.	1. (	))									•	•			•	•			•	83
	A		GENE			·																		
	В	•	CONS	TRUC	T	TAR	GET	c i	D A	TA	ВА	SE	 											84
				Main																				
				Crea																				
				Dele																				
				Chai			_																	
	С	•	R UN		-		_																	
LIST (	CF	REF	EREN	C ES					•	•	•	•	•	•	•	•	•	•		•	•	•	•	92
INITI	AL	DIS	TRIB	UTIC	N C	LIS	т.											•						93



#### LIST OF TABLES

I.	Signal	Processor	Output	Interface	•	•	•	•	•	•	•	•	18
II.	Signal	Processor	Input	Interface .		•	•	•	•	•	•		19



#### LIST OF FIGURES

2.1	Common	Memor	cy Ma	P	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	22
2.2	REMEX R	ead/	drite	M e	ess	age	<b>e</b> 1	Foi	ma	ţ	•	•	•	•	•	•	•	•	23
2.3	Databas	e Des	sign	•	•	•	•	• •	•	•	•	•	•	•	•	•	•	•	25
2.4	Static	Model	l Des	igı	n	•	•	• •	•	•	•	•	•	•	•	•	•	•	27
3.1	NPS AEG	IS M	odeli	ng	Gr	ou	р ]	Exp	er	im	e ni	a.	l C	on	pu	te	I	•	29
3.2	Signal	Proce	essoi	T	cac	k 1	Pa:	rai	aet	ri	c I	Ξqι	ıa t	ic	ns	;	•	•	37
E. 1	Object-	Orie	ated	Sys	ste	m (	GI	aph	1 .	•	•	•	•	•	•	•	•	•	81
F.1	Signal	Proce	ssor	E	nul	at:	<b>i</b> 01	n i	lai	n	Mei	nu	•	•	•	•	•	•	85
F.2	CREATE	Func	tion	Mei	nu	•	•	•		•	•	•	•	•	•	•	•	•	87
F.3	Paramet	ric 1	Equat	ion	ns	•	•	• •	•	•	•	•	•	•	•	•	•	•	87
F.4	DELETE	Funct	cion	Meı	nu	•	•	• •	•	•	•	•	•	•	•	•	•	•	88
F.5	CHANGE	Func	tion	Mei	nu	•	•		•	•	•	•	•	•	•	•	•	•	89
F.6	STATIC	MODE	L Fun	ict:	ion	M	en	u.	•	•	•	•	•	•	•		•	•	90
F.7	STATIC	MODE	L Dis	pla	a y								•						91



#### I. INTRODUCTION

#### A. BACKGROUND

AEGIS System is the Navys multi-faceted shipbcard weapon control, decision making, and surveillance system. The engineering model began testing on the "Norton Sound" in 1977 and the AEGIS System joined the Fleet on board the "Ticonderoga" in 1982. To date, the AEGIS System represents the newest fielded technology in the and possibly in the world. Since every design effort must at some time in the design determine what the target hardware will be for the system, the result is that systems" do not in fact utilize the most current electronic advances. In addition, the further design, testing, and linking of the many separately developed and tested modules further increases this unaviodable hardware gap. In the case of the AEGIS System, this particularly true since we have seen a technological revolution cccur during it's development. The Large Integrated Circuits (LSI), and now the Very Large Scale Ingrated Circuits (VLSI) are common in our off-the-shelf technology. The Naval Postgraduate School AEGIS Modeling Group has been investigating the use of new off-the-shelf VLSI technology that could provide significant savings in money and space while still fulfilling the system require-The AEGIS Modeling Group ments of the AEGIS system. decided early in their study and emulative modeling to choose the AN/SPY-1A Phased Array Radar Controller as a modeling subset of the AEGIS system. The SPY-1A Radar represents a sufficiently difficult and real of the AEGIS system such that if it sensitive module



can be successfully emulated, then it should be possible to similarly build the other modules comprising the total AEGIS system.

The AN/SPY-1A is a complicated and extensive system in its' cwn right. The two primary modules of the SPY-1A Radar Controller are the Radar Scheduler and the Track Processor. Previous thesis work has been done to model those two modules by Grant [Ref. 1] and Cech [Ref. 2] respectively. In addition, the two systems that depend on the AN/SPY-1A for data - the Weapon Control System (WCS) and the Command and Decision System (CD) - have been simulated by Boone [Ref. 3] in his thesis. The Signal Processor module is another module to be simulated such that the NPS SPY-1A Model subset can be fully interfaced and tested for real time capability and logical functioning. The initial design, development, and target environment simulation of the SPY-1A Signal Processor Interface is the intent of this thesis.

#### B. DISCLAIMER

Many terms used in this thesis are registered trademarks of commercial products. Rather than attempting to cite each individual occurrance of a trademark, all registered trademarks appearing in this thesis will be listed below, following the firm holding the trademark.

Intel Corporation, Santa Clara, California:
 Intel, Intel 8086, iSBC 86/12A, MULTIBUS

Digital Research Corporation, Pacific Grove, California: CF/M, CF/M-86, PL/I-86, PL/I-80, ED, RASM-86, LINK86, DDT-86

EX\_CEIL\_C Corporation, Irvine, California:



REMEX Data Warehouse

MicroFro International, San Rafael, California:
Wcrdstar

Department of Defense, Washington D.C.:
Ada

Micropolis Corporation, Chatsworth, California:
Micropolis

Lear Siegler, Inc., Anahiem, California:
ADM-3A

#### C. PURPCSE OF THIS THESIS

The broad direction of the Signal Processor simulation is threefold:

- Emulate the SFY\_1A Signal Processor using the Remex Data Warehouse (a 20 megabyte fixed Winchester technclogy disk system).
- 2. Be able to emulate the signal processor functions to provide a real time test environment for the SPY-1A Mcdel.
- 3. Be able to use the simulation to test the logic of the NPS SPY-1A Model.

These broad objectives were further subdivided into tasks to develop a target database module and two system testing modules. The first system testing module will emulate the hostile environment of targets utilizing a pre-developed target database while the NPS SPY-1A Model is being run/tested for real time operations. This model is designed to respond as quickly as possible to a dwell command from the Radar Scheduler Module with an appropriate data output to the Track Processor Module, to allow an accurate test of the speed of the overall SPY-1A Model. This design will be



herein referred to as the "Static Model". The second system will be used to test the logic of the internal SPY-1A modules, and will not be constrained to real time run requirements. It will display a target environment as it developes and changes over time, and allows the user to initiate and change the environment as he desires. This design will be herein referred to as the "Dynamic Model". The tasks for each of the Modules are as follows:

#### TARGET DATABASE:

- Create targets.
- 2. Develop target tracks and record those target locations on the respective track at descrete time intervals in the database.
- 3. Modify and Delete targets and target dadta on the database.

#### STATIC Model:

- 1. Interface database access with NPS SPY\_1A Model
- 2. Monitor the I/O interface during testing without detracting from the real time environment

#### DYNAMIC Mcdel:

- 1. Allow interactive changes to be made to the database during runtime
- 2. display the tracks in the database as the simulation runs

The scope of this thesis extends primarily to the Target Database and Static Model development and implimentation, although the overall design structure is such that the Dynamic Model can encompass and utilize the modules developed herein.



#### D. THESIS ORGANIZATION

The thesis is organized into four chapters. The computer code developed to implement the system is contained in the following appendices. The first chapter covers the background of the Aegis Project at the Naval Postgraduate School, the basic direction for this thesis, and thesis organization. The second chapter covers the design of the Signal Processor Interface Module. It will discuss the overall considerations for the design, the interfaces neccessary between the Signal Processor and the other modules previously developed, and the specific design for Target Database and Static Model. The programming language Ada was utilized as a Program Design language (PDL) in the development of a design for the Target Database and a Dynamic Mcdel. The third chapter will discuss the implementation of the design for the Signal Processor Interface Module. Translation considerations when Ada is used PDL and the implementation language is PL/I are highlighted. The mcdules that make up the Target Database and the Static model are discussed in detail. Finally, Chapter four presents some conclusions on the work involved in the design and implementation of the Signal Processor Interface Modula as it is now, how it might be utilized and changed by future Aegis Group members, and what the next logical steps should be toward the complete simulation of the critical paths of the SPY-1A Phased Array Radar Controller.



#### II. DESIGN OF THE SIGNAL PROCESSOR SIMULATION

#### A. OVERALL CONSIDERATIONS

#### 1. Designing for Change

To provide the desired future maintainability and flexibility as a simulative and emulative instrument, it is neccesary to design the Radar Signal Processor Simulation with the capability for change. The latest concepts of good software engineering principles explain that forseeable and non-forseeable changes are sure to be applied to any software engineering project, but especially in those cases were the program being developed is being separately designed and implemented to become part of a larger system. To provide that capability, the designer and programmer must from the start try to separate those items that are likely to be changed and use the concepts of clear documentation and structured programming to make it easier for the system users and maintainers to incorporate changes. The decisions that are made in modularity and implementation must be documented to enhance the understandability of the system. much as possible, the assignment of parameters and constants should be clustered or at least positionally standardized within modules to allow ease in finding them and changing The design concept of information hiding needs to be utilized such that enhanced versions of specific implementations can be easily substituted without causing major changes throughout the other modules that constitute the overall design.



# 2. Designing for Extensibility

A part of designing for change is the consideration of and provision for extensions to the basic design one may provide. It is important to consider the critical items in the design, and yet still allow for the addition of other modules that may provide desired functions for future users of the system. One way to provide this capability in a design is in utilization of a tree like structure that will allow the addition of other branches at any node of the hierarchy. In so doing, the designer offers the maximum flexibility in the basic design, and enhances future maintainability and changability, while providing for the unforsecable.

# 3. Mcdular Design

Incorporating the design principle of modularity will provide the basis for both changability and extensibility. Choosing modules in the program that describe a concise function, and interface with each other without side effects will enhance the understandability of the design and the resultant code. Utilizing a design methodology that incorporates the principles of top-down design and assists in the partitioning of a complex problem into intellectually addressable sub-problems will naturally produce good modu-Eoochs' "Object-Oriented Design" methodology [Ref. 4] discussed in detail in Section II.C and Appendix E provides these attributes. The design of both the target database and static model incorporates many of these principles limited only by the author's designing and programming prowess.



#### B. INTERFACES

In the thesis work done by Riche and Williams [Ref. 5], the overall design and modular interfaces were discribed and defined for all future SPY-1A Controller Module development. However, since their design incorporates the development of all the modules, and the project at this stage of implementation has only developed the most critical modules required emulate a basic subset of the real SPY-1A Radar Controller, the interfaces they developed are not completely appropriate. To interface with the dwell commands passed by the Radar Scheduling module [Ref. 1] and to pass feedback that can be understood by the Track Processor [Ref. 2], the Signal Processor Module must logically incorporate the Radar Output, Radar Return, Stabilization modules. Therefore, the interface utilized for input is table\_58 ("Common Memory Interface between the Radar Scheduling and the Beam Stabilization modules"), and the interface used to output is table\_8 ("Common Memory Interface between the Beam Stabilization and the Processor modules") [Ref. 5]. Not only will this extension of the logical interface for the Signal Processor make the future work of interfacing the modules easier, but it makes the present design for the Signal Processor Interace Module easier to implement. The chosen interfaces will allow the signal processor model to receive and send target data in terms of cartesian coordinates rather than the lengthy and complicated codes that specifically tell the signal processor where to point its beams. Tables I and II show the respective interfaces.



TABLE I

Signal Processor Output Interface

/\*
OWNER: AEGIS MODEILING GROUP
DATE OF LAST UPDATE: 28 OCT 81
MODULE TYPE: TABLE
PURPOSE: COMMON MEMORY INTERFACE
NAME: E\_TO\_P\_TABL

\*/

THIS TABLE INTERFACES BETWEEN THE BEAM STABILIZATION
PROCESS AND THE TRACK PROCESS

\*/

declare
1 B\_tc\_P tabl static external,
2 x\_sub\_s
2 y\_sub\_s
2 y\_sub\_s
2 z\_sub\_s
2 fixed bin (15) initial (0),
1 initial (0),
2 face\_Id
2 dwl\_Tdx
2 trk\_num

fixed bin (7) initial (0),
1 in

#### C. USE CF ADA AS A PROGRAM DESIGN LANGUAGE


/\* END OF TABLE \*/

Grady Booch [Ref. 4] has proposed a software engineering design technique he terms "Object-Oriented Design". Although his chosen name for the design methodology may be unfortunate considering the controversy raised by the ambiguous term "Object", and the past use of the term in reference to the Smalltalk programming language, the design methodology itself works well. Using the new Department of Defense programming language Ada, the purpose of Cbject-Oriented Design is to produce logical, efficient, highly readable and understandable code that accurately reproduces the real world problem in the computer space. Ada is utilized as a program development language because of



# TABLE II Signal Processor Input Interface OWNER: AEGIS MODELLING GROUP DATE OF LAST UPDATE: 2 NOV 81 MCDULE TYPE: TABLE PURPOSE: COMMCN MEMORY INTERFACE NAME: R\_TO\_B\_TABL THIS TABLE IS THE INTERFACE BETWEEN FADAR SCHEDULING AND BEAM STABILIZATION PROCESSES declare 1 R to B tabl (10) 2 search dwls, static external. asim elev time 4 msb fixed bin (15) fixed bin (15) initial (0); initial (0); ## msb ## lsb ## lsb ## lsb ## lsb ## lsb ## lsb ## lidx ## lsb ## initial(0), initial(0), initial(0), initial(0), initial(0), initial(0), initial(0), initial (0), initial(0), initial(0), initial(0), initial(0), 4 msb 4 lsb 5 fixed bin (15) 6 fixed bin (7) initial (0). initial (0). initial (0). initial (0). initial (0). initial (0): /\* END OF TABLE \*/

its capabilities in the production of highly structured and modularized algorithms. It also has the nice feature of separating the specifications for the modules utilized in the design from the actual methods used for implementation




of those modules, and thus provides the designer with an ability to postpone the implementation decisions for as long a time as convenient during the design phase. This feature was particularly important since the programming language FL/I-86 was going to be used for actual implementation, and it was intuitively felt that some design changes and concessions might have to be made even at the highest levels because of the differences in the large scale data structures provided by the two languages.

Object-Oriented Design methodology is broken down into three basic steps:

- 1. Define the Problem
- Develop an Informal Strategy
- 3. Formalize the Strategy

"Defining the problem" involves the development of a concise paragraph in English that specifically outlines the real world problem. "Developing an Informal Strategy" is to develop an English paragraph that as clearly and concisely as possible describes how one will solve the problem. This second step is really the most difficult part of the methodology, since the resultant success of the design rests on how well this can be accomplished by the designer. The last portion "Formalize the Strategy" is where the algorithm begins to take shape. First, the designer must pick out the proper ncuns that describe the "objects" of the solution strategy. Those objects are discribed in terms of major objects and attribute objects. Next, the Informal Strategy is again scrutinized, this time to pick out the verbs that represent the "operations" utilized in the solution strategy. These operations are then grouped with the objects they logically affect in the informal strategy. Booch then would have the designer draw an object-oriented system graph depicting the objects as Ada "packages" and the operations as Ada procedures and functions within the packages. The



object-oriented system graph describes the hierarchial interfaces between the structures. Booch typically includes an Ada "subprogram" as a controlling program that utilizes the developed packages. Finally, the package specifications are written in Ada utilizing the previously developed object-oriented system graph as a guideline for the interfacing and specific procedure specification development. This was done in the design of a "Dynamic" model and Target Database system and is specifically shown in Appendix E for future use by the AEGIS Modeling Group.

#### D. THE CATABASE

Using the Ada design as a basis, the Target Database was designed for implementation in the PL/I and ASM-86 languages.

# 1. <u>Interfacing and Storage</u>

The AEGIS Mcdeling Group experimental computer depends on a 32 k byte "common memory" board on the MULTIBUS The common memory board is to pass messages. utilized for the commands to the REMEX Data Warehouse 20 mega-byte storage system and the buffered data items to be written on and retrieved from the REMEX. A mapping of how the common memory is currently partitioned is shown in The segmented memory base for the common memory Figure 2.1 is 0E000 hex and offsets are as shown. The REMEX Data Warehouse is also connected to the MULTIBUS and data is transfered to and from it in response to the formated messages. The processes for the operations of the REMEX are discussed in detail in the thesis work done by Almquist and Stevens [Ref. 6] and in the appropriate manuals [Ref. 7]. The basic message format utilized for this thesis is the read/write format [Ref. 8] (as specified in Figure 2.2).



0E0C0:0000	1
	CP/M-86
	MCORTEX
:400	
:5000	
:5100	MICROPOLIS CMD. MSG.
.5100	MICROPOLIS BUFFER
:5300	
:5400 :5500	REMEX COMMAND MSG.
. 5500	REMEX DATA BUFFER
:6020	TABL_58
:6055	TABL_8
:7A0B	
	MCORTEX DATA

Figure 2.1 Common Memory Map.

# 2. <u>Design Decisions</u>

The Ada design for the Target-Database resulted in a system that protects and hides the actual database and how it was implemented from the user. In an effort to incorporate that design feature in the PL/I-86 implementation, the concept of using a specific module to perform all target



Wcrd	15 Bits 8 7 4 3 0
0	MODIFIERS FUNCTION UNIT
1	STATUS WORD
2	TR ACK NUMBER
3	HEAD NUMBER SECTION NUMBER
ţ	16 bit MEMORY ADDRESS OF DATA
5	EXT. MEM. ADDR.
6	TRANSFER WORD COUNT (no. of words)

Figure 2.2 REMEX Read/Write Message Format.

data conversion to an appropriate output message format, and then to perform the operations to place that formated message in the REMEX was conceived. This module is named Bld\_database. Not only does it perform those tasks just mentioned, but because of it's modularity, it provides for future changes should the method of storing the database be modified, or the hardware device utilized for storage be replaced. In addition, the decision was made to store only the messages to be utilized for output on the REMEX, rather than storing both the initial target data that produced the messages and the messages themselves. The reason for this




decision is to provide the fewest number of REMEX data seeking operations during the run of a simulation. By utilization of a data structure on the current iSBC 86/12A in RAM (Random Access Memory) to pre-build the proper sequence of messages, only a write command will be required to retrieve data from the REMEX. Although this method requires more execution time during the creation of the Target-Database, very little execution time is consumed during the emulation. The method utilized for creation and modification requires the partial re-building of the database for each change made to the Target-List of data.

# 3. Design

The resultant design, modularized for implementation in PI/I procedures, consists of the following (see Figure 2.3):

- a. Control: This module contains the main menu where the user will be able to choose how he will utilize the Signal Processor Model.
- b. Create: This module allows the user to interactively construct the initial environment of targets and how they will change throughout the time of the simulation.
- c. Delete: This module allows the user to delete targets from the environment at any desired simulation time point.
- d. Change: This module allows the user to change the environment during the initial creation of the environment.
- e. Build\_Database: This module is not called by the control module, but interfaces between the database utilized to represent the environment and those modules utilized through "control" to initially create and further modify and run the simulation. It must be able



to build a set of output messages based on the previously developed target data, and to send those messages to the REMEX for storage.




Figure 2.3 Database Design.



#### E. THE STATIC MODEL

The design of the Static model depends on the ability to read sequentially arranged previously stored output messages from the hard disk. When keyed by a dwell command from the SPY-1A Track Scheduling module, an output message will be placed in common memory providing the SPY-1A Radar Controller system with feedback. It does not matter whether the cutput message offers a "logical" response to the requested dwell, just that it offers a response that will cause the SPY-1A System to send another dwell command. By timing the SPY-1A System as it runs in interface with the Static Model, the user will be able to acertain the realtime performance of the SPY-1A model and whether or not the concurrent multiproccessor system can indeed operate within the specifications of the AFGIS SPY-1A Radar Controller system.

Utilizing the previously discussed target database design, a Target Database to be utilized by the Static Model can be created. The Static Model consists of functional modules that must be able to retrieve sequential data from the REMEX Data Warehouse, and respond to each new dwell command (tabl\_58) sent by the Radar Scheduler with a set of one or more feedback messages (tabl 8) that would have resulted from a simulated radar dwell. To enable the capability to time the turnaround speed of the SPY-1A Model, a CRT display will be required that allows measurements to be It is important that the display include only the minimum data so that it will not impede the performance of the Static Model, and thereby detract from the objective of measuring the SPY-1A System Model real-time performance. Figure 2.4 shows the Static Model functional modules in a hierarchial design. It is envisioned that the concurrent activity of the SPY-1A Radar Controller and the Signal






Figure 2.4 Static Model Design.

Processor Simulation will be sequenced using the MCORTEX Operating System functions [Ref. 9] implementing Eventcounts and Sequencers. Thus, although that interface is not available now, the AWAIT and ADVANCE primitives will be used at some future date by the AEGIS Modeling Group. In the meantime, in keeping with the design goal of changeability (separating and modularizing those items likely to be changed), the AWAIT and ADVANCE primitives must still be incorporated in the design and implemented for proper system testing.



# III. INPLEMENTATION OF THE SIGNAL PROCESSOR SIMULATION

#### A. TARGET HARDWARE

The present experimental computer system consists of a MULTIBUS backplane that contains enough space for twelve (12) Intel SBC 86/12's (Single Board Computers), four (4) ADM-3 terminals connected to the four (4) currently installed iSBC 86/12A boards and two different hard disk memory storage devices. (see Figure 3.1). The main storage device is the Remex Data Warehouse disk unit [Ref. 8] which contains two standard 8 inch IBM format floppy disk drives (one cf which is used to boot the system), and a four head fourteen inch Winchester technology hard disk containing twenty mega-bytes of store. The other storage device is the Micropolis Hard Disk system [Ref. 10] which has five heads and contains an additional thirtyfive mega-bytes of storage In both storage systems, the user, under the CP/M operating system, is allowed to write only to the disk that the terminal device was initially logged into, although full read capability across all fixed storage devices is allowed. Shared memory consists of 32K bytes of Random Access Memory (RAM) that has been assigned the base address of 0E000:0000 hexadecimal. Occupying one of the twelve board slots, there is also a non-volative bubble memory which was in the past utilized for the boot precedure during initialization [Ref. 6] but is currently utilized as temporary storage to boot the operating system into each of the iSBC 86/12 boards in use.

The Intel SBC-86/12's use an 8 Mhz clock and contain 64k of internal memory that can be used for on board processing. Each of the iSBC 86/12's is connected to an ADM-3 terminal



that is used for communication. The operating system is Digital Research's CF/M-86 [Ref. 11] as modified by previous thesis students [Ref. 6] to enable the sharing of peripheral




Figure 3.1 NPS AEGIS Modeling Group Experimental Computer.

devices. There is an executive called the "Multicomputer Real Time Executive" (MCORTEX) [Ref. 9] that has been written to allow for concurrent computation by the SBC's. It occupies close to 6k bytes of storage on each of the SBC's. It is projected that it will take approximately 8 or 9 SBC's to carry out the same processes that the four AN/UYK 7's presently do in the Spy-1A Radar Controller.



#### B. SCFTWARE DEVELOPMENT ENVIRONMENT

Recent aquisitions by the NPS AEGIS Modeling Group have made the Software Development Environment available on the experimental computer much better. The multicomputer system operates under the CF/M-86 operating system. In the past, programing has been done with Intel's PLM-86 Compiler and the ASM-86 Assembler for use on the iSBC 86/12. The SPY-1A mcdules have been written utilizing the PL/I-80 Compiler based on the Intel 8080 microcomputer. Now, the PL/I-86 Compiler [Ref. 12] has been released and is available for programming use. Because of the requirement for 128 k-bytes of RAM for the use of the PL/I-86 Compiler, it can only be utilized by one of the four users at a time. addition, where in the past programmers have gone to great lengths to avoid the use of the only available CP/M-86 text editor ED, the full screen text editor WORDSTAR is available.

### C. ADA CESIGN VS PL/I-86 IMPLEMENTATION

The previously discussed design process utilizing Ada was insightful and useful as a tool for program development, but the implementation language for the AEGIS Modeling group is PI/I. The primary structure resulting from the object-criented design methodology is the Ada "package". The package in Ada serves to promote data abstraction and information hiding. PI/I does not offer a construct similar to Ada's "package" structure, but abstraction of the data manipulation and hiding the form of the implemented database can readily be achieved. The modules that are contained within the Ada packages are written as a logical grouping of procedures - the primary module structure in PI/I. The subprogram utilized as a control program in the Ada design is logically implemented with a controlling procedure, the



"procedure options (main)" in PL/I. The Ada package containing the target information is implemented with the global declaration "DEASE.DCL" and the resulting linked list used to develop the Target-List. The Ada database package is implemented with the PL/I array data-structure "BUFFER", which is hidden within the "BLD\_DATABASE" procedure. The "BLD\_CATAFASE" procedure is not accessible directly to the user, and thus further hides the form of the database.

## D. MODULES OF THE TARGET DATABASE

# 1. General Comments

A useful feature in PL/I is the "%INCLUDE" statement which allows one to make the compiler include programs or declarations that have been previously written. This feature is most commonly utilized to include declarations that are used by more than procedure throughout a system. The "glctal declarations" (DBASE.DCL) utilized in the Target-Database modules are treated in this manner. Future maintenance on the Signal Processor Interface Simulation that may modify the Target-List, can be made to DBASE.DCL, and after the program is re-compiled and re-linked, it will appropriately affect all the pertinate modules. In addition, two global variables within the functional grouping of the Target-Database modules are defined. These variables are declared as "external" initially in the main procedure "Control", and are also part of the global declarations utilized by the Target-Database. The two variables are "delta\_t" and "endtime", and should be noted and protected appropriately by any future changes made to the modules of the Signal Processor Interface Simulation. It should be noted that "delta\_t" is not utilized by either the Target-Database or the Static Model, but has been included because it will impact on the future use of the Signal



Processor Interface Simulation. It is meant to define the ratio of how many dwell commands are received versus the number of times the database buffer in common memory is updated. "Delta\_t" is meaningful for the Dynamic Model and will impact on the length of time a test run will be able to run (based on available memory space for a database and chosen delta\_t).

# 2. CCNTROL.PLI

The Control procedure is the head node of the hierarchial structure of procedures used to modularize and structure the implementation of the Radar Signal Processor Interface Simulation. It contains the Main Menu that the user will be continually coming back to to route himself to other functional branches of the tree-like system. The Pl/I exception handler ON (condition) (body) is utilized first here and throughout the other modules to prevent abrupt program termination and promote graceful recovery in the event of user entry errors. Within the ON-body a series of IF-THEN statements are used. These will allow one to determine in which interactive block the error was committed. The variable named "block" is set to different values throughout the program to signal where the user is, and where is the appropriate place in the program to return the control, so that interaction can continue. The reader aghast at the flagrant and apparently unstructured use of "go to"s in this and further modules within On-bcdy exception handlers. One should be assured that exception handlers are probably the only generally acceptable and appropriate time to use the "go to" in a structured program. FL/I addditionally offers a further exception handling feature, the SIGNAL <condition> command. When used in conjuction with an IF <condition> THEN <statement> control command, the signal command has the



effect of "signalling" the system that the defined error (the condition of the signal call) has occured. The control is transfered automatically to the appropriate ON-unit defined for that signalled error. This enables the programmer not only to gracefully react to defined system errors, but to define his own error conditions and gracefuly continue operations. The Control module and the other modules in the Signal Processor Emulation utilize this feature to prevent the user from entering a response outside the defined allowable range. Finally, the REVERT Cerror type> statement is required at the end of each module where the ON exception handler is utilized. A stack is utilized in PL/I to save the state of the current ON-conditions when calling another procedure. PL/I-86 allows sixteen nested ON-units on the stack. Proper utilization of the REVERT command will pop the stack appropriately to ensure that the proper CN-unit is used. Functionally, the Control procedure sets up the global variable "endtime" that is utilized by the other Target-Database modules (create, delete, change, printlst, and bld database) to define the limits of time for which the database is to be constructed on the REMEX Data Warehouse.

# 3. CREATE.PLI

The Create procedure has the function of interactively contructing a linked-list (the Target-List) of target nodes that contains the data for the database of discretely timed output messages (tabl-8). The linked list utilizes a pointer to the header node (appropriately called "head") that will be used by the other modules in their subsequent manipulations of the Target-List. The other two pointers utilized (tgt\_ptr, and tgt\_mkr) are used to traverse the linked list and manipulate fields on nodes, or nodes themselves. The PL/I "%INCLUDE" statement allows the



declaration of the linked list structure "Target" without having to declare it in every module it is referenced. Target-List is implemented as a linked list to allow the most efficient use of storage during the run-time environment of the system. PL/I will only initiate storage for the nodes of the linked list during run-time, as required by the "ALLOCATE" command. Thus, instead of being restricted to a particular array size (had that data structure been used) as allocated at compile time, the user is restricted to the available memory at that time. In this version. Target-List is constrained to 56 nodes (or targets), the buffer size and corresponding sector size of the REMEX Data Warehouse is fixed at 512 bytes. After the user stops building the Target-List, the initial Target-Database is constructed with a call to the "Bld\_database" procedure. Note that the first parameter to Bld database is a constant This will ensure that the first database built on the REMEX begins at the first discrete delta t time value.

# 4. DELETE.PLI

The purpose of this module is to delete target nodes from the Target-List as requested by the user. The user has previously interactively indicated the specific discrete "time\_in" value of the call, and this information will be further utilized by the procedure "Bld\_database" in its call by Delete. Delete will request a target node number of the node to be deleted from the Target-List. Then, the pointers tgt\_ptr and tgt\_mkr are utilized to traverse the linked list until the appropriate target node has been located. When found, the target node is separated from the Target-List, and placed back in available free memory store by the use of the PI/I "FREE" command. If the target node can not be found (indicated by the pointer tgt\_ptr reaching the "null" node), the user will receive an error statement and the




While lccp controlling this process will return the user to ask if there is another node to be deleted. When the user has deleted all the targets he desires, the call will be made to the "Bld\_database" procedure to re-build the database from the previously defined delta\_t discrete time increment ("time\_in") to the previously defined "endtime". Control will then return to the Main Menu (the Control procedure).

## 5. CHANGE. PLI

The Change procedure is similar to the Create procedure since it allows the user to re-define the fields of any given node on the linked list Target-List in an interactive Once again, in a manner similar to the Delete procedure, the user will define the discrete delta t time value where the Target-List is to be changed, prior to the call to This value "time\_in" will be passed to the "Bld\_database" procedure in the same manner as with Delete for further Target-Database re-construction. The Change procedure allows the user to not only change the parameters used by the defined parametric equation but to change the equation (and therefor the shape of the resultant track) itself. The user is placed in a While loop to change all the targets he desires on the Target-List, until he indicates he is finished. At that time the procedure "Bld database" is called to re-build the Target-Database on the REMEX Data Warehouse from the time given in the first parameter "time\_in" to the "endtime", both previously determined by the user.

## 6. BID DATABASE.PLI

This module is the real workhorse of the Target-Database building system. The purpose of the Bld database module is to convert the data contained on the



Target-List to an Array of output messages to be placed in a based structure called "Buffer", and then to transfer that Buffer to another buffer of equal size in the NPS experimental computer's common memory. At that time, the appropriate message will be sent to the REMEX Data Warehouse commanding it to read the data (using Direct Memory Access -DMA) onto the required track and sector of the REMEX hard To accomplish these tasks, Bld database utilizes three assembly language routines: Bld\_buff, Build cmd mess, and Send\_mess. Bld\_buff utilizes the pointer to the structure "Buffer" and causes the structure to be copied into common memory starting at location 0E000:5500. Build\_cmd\_mess uses 8 parameters to build an appropriate REMEX command message formated for a "read" operation into common memory starting at location OE000:5400. Send mess tells the REMEX it has a command message at location OE000:5400 and verifies that the REMEX has received and responded to the message. Bld\_database utilizes these three primitive routines within two sub-procedures "bld\_msq\_buffer" and "call\_rdw". The subprocedures themselves are called sequentially from within the execution of a PL/I DC loop that runs from the Bld database parameter "time\_in" to the global variable "endtime". The astute reader may now see why the user needs to build his Target-Database in a sequential manner, making deletions and changes in a progressively increasing discrete time increment up to "endtime". If modifications are not done in discrete sequential time, Bld\_database will write over the changes that had been already written to the database with a higher value time increment than the current "time in" defined. The sub\_procedure bld\_msg\_buffer will utilize the Target-List to build a corresponding output (tabl\_8) message to be incrementally placed in the Buffer structure sequentially as the linked list is traversed. Reaching the "null"



node will cause the while loop to end, and a call to the bld\_buff primitive routine to be made. The x, y, and z named fields for each component of the Buffer array will be constructed by the parametric equation number indicated in the Target-List. These parametric equations were derived from a previous thesis work done by Boone [Ref. 3] and are utilized here to maintain overall SPY-1A system compatibility and integrity. See Figure 3.2 for a listing of the

```
(1) x (t) = a + b*t + c*t*t
y (t) = u + v*t + w*t*t

Z (t) = d

(2) x (t) = a + b*t + c*t*t
y (t) = u + v*sin (w*t)

Z (t) = d

(3) x (t) = a + b*cos (c*t)
y (t) = u + v*t + w*t*t

Z (t) = d

(4) x (t) = a + b*cos (c*t)
y (t) = u + v*sin (w*t)

Z (t) = d
```

Figure 3.2 Signal Processor Track Parametric Equations.

parametric equations. These parametric equations can easily be changed if desired by future users of this system, if specific requirements so dictate it. The sub-procedure load\_rdw uses the primitives build\_cmd\_mess and snd\_mess to cause the REMEX to read the data from the common memory buffer. Two of the parameters to the routine Build\_cmd\_mess require the track and sector to be designated where the REMEX will subsequently store the common memory buffer. To ensure that the track and sector are located in a sequential and therefore easily retrievable manner, a set of simple



algorithms were devised. The algorithms will require buffers to be stored starting at a location indicated by "time\_in" and sequentially building each of 39 sectors per hard disk track until "endtime" is reached or the memory is depleted (at track 210). The algorithms are:

sect = 1 + mod(time\_in,40)
track = 1 + trunc(time\_in/39)

The "sect" algorithm will convert time\_in to a modulo 40 number (0-39) and add 1 (since the sectors are number 1 to 39 per track). The "track" algorithm will divide time\_in by 39 and truncate the resultant number to get an integer. It then adds 1 (since the REMEX does not allow the use of track 0 to the user). The subsequent calls are then made to build\_cmd\_mess and snd\_mess in that order. Upon completion, Bld\_database returns to the procedure from where it was called (Create, Delete, and Change) and then to Control to the Main Meru once again.

# 7. PRINTLST.PLI

The Print\_1st procedure is meant to be a tool for the user to maintain a listing of the Target\_List as the list is initially created and as changes are made during a database building session. The procedure will prompt the user to turn on the printer or hit <control> "P" to activate the printer, before typing "O" to begin a print of the Target\_List. The Target-List print out will be initialized with a record of the time in ("time\_in") for proper record keeping, and the linked list will be traversed, reading and printing the fields contained on each node. When the "null" node is reached, the procedure returns control to the Control procedure Main Menu.



#### E. MODULES OF THE STATIC MODEL

## 1. General Comments

The purpose of Static Model is to run through the developed Target-Database in as rapid a manner as possible, reponding to eventcounts from the SPY-1A Model (indicating a dwell command has been sent) by transfering a output message to common memory. The SPY-1A is then further notified that a message is ready for it's input by the advancing of a corresponding eventcount. The display of the Static Model is merely a counter indicating each data transfer made (set of output messages) from the REMEX Target-Database to common memory, and the anticipated endtime (or endpoint) for the Static Model simulation run.

#### 2. STATIC.PLI

The Static procedure is the main procedure for the running of the Static Model. The procedure can operate in one of two possible modes. The first mode is an actual run of the NFS SPY-1A Model as it will be eventually interfaced for testing. It is assumed that the MCORTEX operating system will be utilized to enable proper interaction between concurrent processes, therefor eventcounts and sequencer primitives are used in the calls herein (which will be replaced by appropriate calls to that operating system at some future time). In the meantime, to allow testing of the Static Mcdel, an AWAIT primitive was written, and an ADVANCE primitive is utilized in the test program SPYTEST. Static Model will loop through the Target database in a PI/I DO loop from discrete time 1 to endtime. Within the loop, sequential calls are made to AWAIT, Load\_buffer, Send\_cutput, and Display. When the user begines a test-run with the SPY-1A Simulator, he will be prompted to load that program on another iSBC 86/12 console, and then begin



operating. At that point, the same loop will be run as previously described. The user may also leave the Static Model and return to Control's Main Menu.

## 3. ICAD BUFF. PLI

The purpose of this module is to extract the proper sector/track combination of data from the REMEX Target-Database, and place it in the common memory buffer. It is the same as the Bld\_Buffer sub-procedure previously described as a part of Bld\_database, except the parameters to the primitive routine Build\_cmd\_mess are to "write" instead of read.

## 4. XFER.A86

The purpose of this module is to transfer a cutput message (tabl\_8) from the common memory buffer to common memory location starting at 0E000:6055.

## 5. ADV 1EVC . A86

The purpose of this module is to advance an eventcount in common memory to notify SPYTEST.PLI that the output message is ready to be read.

#### 6. DISPLAY. PLI

The purpose of this procedure is to send to the terminal screen the "time" corresponding to the sequential transfer of sectors of data from the REMEX Data Warehouse, and show the user the expected endtime for that particular run. This should enable the user to determine the "realtime" capability of the SPY-1A Model.



#### F. ASSEMBLY, COMPILING, AND LINKING

The assembly language code was written in ASM-86 and assembled using RASM-86. This assembler produces relocatable files that can then be linked with compiled PL/I-86 files. The PL/I-86 Compiler was utilized for compilation of the PI/I programs, and the resulting assembler and compiler ".OBJ" files were then linked using LINK86. The LINK86 linker enables the user to develop a ".INP" file containing the list of program commands the user would normally have to type in, and the linker can then be optionally utilized with the command "LINK86 <file name>.INP [INPUT]". This greatly speeds the link process and assists during run-time testing and debugging. See [Ref. 12] for further information.

#### G. TESTING

Most of the implementation of the PL/I code was done using PL/I-80 instead of PL/I-86. This was convenient because of the extensive availability of microcomputers using PL/I-80 versus FL/I-86. Most of the early testing was done via extensive code reading and revision. As a result, during top-down testing of modules, (utilizing program stubs for the assembly language subroutines), the system worked Initially, the linked system did with few runtime errors. not contain the PRINTLST.PLI code it now incorporates. This code was developed as a test routine to insure that Target-List and the Euffer data structures were being built in the proper manner and receiving the proper data. However the program was perceived as a desirable tool for recording target data while developing a Target-Database in the Signal Processor Interface Simulation, and was therefore incorporated into the system. The top-down testing philosophy enabled testing to be implemented in PL/I-80. This provided programming and testing flexibility when the experimental



computer became a contended resource by AEGIS group members. The use of DDT-86 (Dynamic Debugging Tool) to check memory locations and incrementally run the system proved to be the most important tool for testing and verifying the Signal Processor Interface Simulation when the assembly language routines were linked and the experimental computer was utilized.



#### IV. CONCLUSIONS

# A. UTILIZATION AND CHANGABILITY OF THE SIGNAL PROCESSOR SIMULATION

The Signal Processor Interface Simulation is a tool that can be of significant value to future testing of the NPS AEGIS Group's AN/SPY-1A Radar Controller Model. Target-Database system was developed to allow it's use not only with the Static Model as specifically implemented in this version. but also as the basis for a version to interface with a Dynamic Model. The individual functions that the total Signal Processor Simulation Sytem been modularized to enhance the use and adaptability of this to what ever future directions the Simulation efforts of the AEGIS Modeling Group may be. A comprehensive Users Manual has been provided in Appendix F for use with this version of the Signal Processor Simulation as a stand alone document. The only interfacing required for the members of the AEGIS Modeling Group with regards to this Signal Processor Simulation should be the substitution of MCORTEX "await" and "advance" primitives for those utilized this version of the Static Model, and the possible restructuring of the address locations in common memory. It is recommended that any tester of the NPS SPY-1A Radar Controller Model first gain experience of the Processor Simulation by running the Simulated SPY-1A Program "SPYTEST. CML".



#### B. FUTURE ENHANCEMENTS AND DIRECTION FOR THE SPY-1A MODEL


The next logical step in the full implementation of the Signal Processor Interface Simulation is the further design and implementation of the Dynamic Model. The purpose of the Dynamic Mcdel is to test the logic of the NPS SPY-1A Radar Controller Model. The Dynamic Model does not require the real-time performance of the Static Model, but must provide a comprehensive display of the active targets representing the Target-Database at each discrete time increment. Target-Database system developed in this thesis should provide the basis for changing the structure of Target-Database as the limits of the logical functions of the system are explored. However, the Target-Database has been purposefully designed for change should that be necessary in the implementation of the Dynamic Model. Previous thesis work by Boone [Ref. 3] should assist in the development of the Display module required for the Dynamic Model. Finally, the messages utilized (tables 58 and 8) for input and output from the Signal Processor Interface Simulation will require some attention. Specifically, the output message (table 8) needs to have some data from the input message to allow the SPY-1A Radar Controller Model to properly recognize and match input dwell commands with cutput data.



# APPENDIX A TARGET DATABASE PROGRAM LISTINGS

#### A. CONTROL.PLI

```
: CONTROL.FLI
Prog Name
Daté
Written by
                        May 83
                         Todd B. Kersh
Thesis (AEGIS Modeling Group)
FOI
Advisor : Professor Kodres
Purpose : This is the main program to control the operation of the Signal Processor Simulation Target Database functions and the Static Model functions.
Advisor
control:procedure options (main);
      declare
           create entry (pcinter),
delete entry (fixed, pointer),
change entry (fixed, pointer),
printlst entry (pointer, fixed),
            static entry;
     declare
block fixed binary (7),
init fixed decimal (2,1),
init1 fixed,
choice fixed binary (7),
delta t fixed decimal (2,1) EXTERNAL,
endtime fixed decimal (4,1) EXTERNAL,
time_in fixed,
head_pointer;
entry errors */
     on error (1) begin; if bl
                        block = 1 then do;
rut list(ascii(26),ascii(30));
put skip list('invalid entry, try again...');
                        go to start;
                  ĕn d;
                        go to menu;
end;
                  end;
if block = 3 then do;
put list(ascii(26),ascii(30));
put skip list('invalid entry,
    must be 1-',endtime,'...');
                        ěnd;
            end:
      put list(ascii(26),ascii(30)): /*clear screen */
put skip list(' ******* SIGNAL PROCESSOR SIMULATION
                                                                                               ********
                                                                version 1.0 June 1983'):
      put skip list ('
```





```
put skip (2);
   start:
  /* First determine what the time interval for display
updates and corresponding updates from the database will
be, as well as the length of the simulation */
  (endtime range 1
   put skip list ('
                                                             300
                                                                   (delta_t * 8190))');
sec)');
  put skip list(' (default is 300 sec)');
put skip list('enter value or 0 for default: ');
get list(init');
if ((init')>8190) | (init'<1)) then signal error(1);
else endtime = init1;</pre>
   /* Next the user will be placed in a interactive
environment where he can build track databases,
run simulation tests, and change the track database
as he desires */
   do while ('1'b);
         put list (ascii (26), ascii (30)); /* clear screen */
         menu:
        list
         put skip
                         (!
                                     (3)
                                                CHANGE a track on the database');
                          list
         put skip
                                     (4)
                                                  PRINT the current target list');
         put skip (1);
put skip list

('After a database is satisfactory you may:');
put skip list (5) RUN a simulation');
put skip list

(insure the rest of the SPY-1 Model is setup)');
put skip list


(b) QUIT and return to the operating system');
put skip list('(enter 1-6 and <cr>);
put skip list('(enter 1-6 and <cr>);
if ((choice<1) | (choice>6)) then signal error(1);
( "
                ((choice<1) | (choice>6)) then signal error(1);
         branch:
         block = 3;
if choice = 1 then call create(head);
if choice = 2 then do;
put skip list
   ('At what time do you want to delete a target?');
get list(time in);
if ((time_in<1) | (time_in>endtime))
```





#### E. CREATE. PLI


```
end control;
                        CREATE.FII
May 83
Todd B. Kersh
Thesis (AEGIS Modeling Group)
Proq Name
Date
Written by
For
Adviscr
Adviscr : Professor Kodres
Furpose : This module is part of the Target
Database package of functions.
create: procedure (head);
     /* Global declarations */
     %include 'dbase.dcl':
     /* Local declarations */
     declare
  bld database entry (fixed, pointer),
  i fixed binary (7),
  ccnt character(1) static init('Y'),
  block fixed binary (7),
  tgtnum fixed binary (7),
  xrange float,
  yrange float,
  yrange float,
  xvel float,
  xvel float,
  xacel float,
  alt float,
  alt float,
  tgteq fixed binary (7);
entry erriors */
on error (1) begin;
              skip list ('ENTRY ERROR, TRY AGAIN...');
block = 1 then
         ğut
İf
              gc to retry;
block = 2 then
               go to again;
      end:
     put skip list('=== CREATE TARGETS MODULE ===');
     /* Initiate the target list */
           allccate target set(tgt_mkr);
tgt_ptr = tgt_mkr;
head = tgt_mkr;
tgt_ptr->num = 0; /* this is the header node */
allccate target set(tgt_mkr);
tgt_ptr->next_ptr = tgt_mkr;
tgt_ptr = tgt_mkr;
      /* Create the list of targets to be simulated */
     do while (cont = 'Y');
  tgtnum = tgtnum + 1;
  tgt_ptr->num = tgtnum;
  retry:
           block
           put skip list('Initiate target#', tgtnum);
           /* Assign the target parameters */
```



```
put skip list
                                      Farametric Equations? (1,2,3,or4): ');
         get list(tgteq);
if ((tgteq<1) | (tgteq>4)) then signal error(1);
         put skip list(' X_range (a)? (-256,+256)nm: ');
get list(xrange);
if ((xrange<-256)| (xrange>256)) then signal error(1);
         put skip list(' Y_range (u)? (-256,+256)nm: ');
get list(yrange);
if ((yrange<-256)) (yrange>256)) then signal error(1);
         put skip list(' X_velocity(b)? (-32,+32) m/se get list(xvel); if ((xvel<-32) | (xvel>32)) then signal error(1);
                                           X_velocity (b)? (-32,+32) m/sec: ');
         put skip list(' Y_velocity (v)? (-32,+32) m/se
get list(yvel);
if ((yvel<-32) | (yvel>32)) then signal error(1);
                                           Y_velocity (v)? (-32,+32) m/sec: ');
         put skip list
X_acceleration (c)? (-.015625,+.015625) m/sec/sec: ');
get list(xacel);
if ((xacel<-.015625) | (xacel>.015625))
( 1
                                                                       then signal error(1);
        (1
         put skip list(' Z_altitude (d)? (0,20,000) ft
get list(alt);
if ((alt<0); (alt>20000)) then signal error(1);
                                            Z_altitude (d)? (0,20,000) ft: ');
        tgt ptr->eq = tgteq;
tgt ptr->a = xrange;
tgt ptr->b = xvel;
tgt ptr->c = xacel;
tgt ptr->d = alt;
tgt ptr->u = yrange;
tgt ptr->v = yvel;
tgt ptr->w = yacel;
         /* Determine if more targets are to be created */
        again:
block = 2;
put skip(2) list('create more targets?(Y or N): ');
get list(cont);
if cont = 'y' then cont = 'Y';
if ((cont = 'Y')&(tgtnum°=56)) then do;
   allocate target set(tgt_mkr);
   tgt_ptr->next_ptr = tgt_mkr;
   tgt_ptr = tgt_mkr;
   end:
         again:
               end:
             tgtnum = 56 then do;

put skir list('TARGET LIST IS FULL...');

cont = 'N';
   end; /*while cont */
cont = 'Y';
   /* Complete the linked list */
   tgt_ptr->next_ptr = null;
```



```
tgt_ptr = head;
tgt_mkr = head;

/* Build the Remex Data Warehouse database. */
put skip list ('BUILDING DATABASE...');
call bld_database(1,head);
revert efror(1);
end create;
```



#### C. DELETE. PLI

```
Frog Name : DELETE.FLI
Date : May 83
Written by : Todd B. Kersh
For : Thesis (AEGIS Modeling Group)
Advisor : Professor Kodres
Purpose : This module is part of the Target
Database package of functions. It deletes targets
*/
delete: procedure (time_in, head);
%replace
          true by '1'b, false by '0'b;
     /* Glcbal declarations */
     %Include 'dbase.dcl';
     /* Local declarations */
    declare
  bld database entry (fixed, pointer),
  found bit (1) static init (false),
  time_in fixed,
  tgtnum fixed binary(7) external,
  tgt fixed binary(7),
  cont character(1) static init('Y');
     /* This exception handler will take care of
     all user input errors */
     on error (1)
          begin;
               put skip list ('ENTRY ERROR, TRY AGAIN ...');
                   to ratry:
     tgt = 0;
     put skip list('=== DELETE TARGETS MODULE ===');
     /* This will initialize the Target linked list to the
correct memory space */
     tgt_ptr = head->next_ptr;
tgt_mkr = head;
     /* This will delete the desired node from the
target linked list */
     do while(cont = 'Y');
          put skip list
                            / 1
                                    What target do you wish to delete? ');
          put skip list
                                         (tqt. num. range 1-',tqtnum,'): ');
          get list(tgt);
if ((tgt<1)|(tgt>tgtnum)) then signal error(1);
          do while (found = false);
  if tgt ptr->num = tgt then do;
  tgf mkr->next ptr = tgt ptr->next_ptr;
  tgt_ptr->next_ptr = null;
  free tgt ptr->target;
  tgt_ptr = head->next_ptr;
  tgt_mkr = head;
```






# D. CHANGE. FLI

```
Prog Name
                     : CHANGE.FII
                        May 83
Todd B.
Daté
Written by
                                       Kersh
Written by: Todd B. Kersh
For : Thesis (AEGIS Modeling Group)
Adviscr : Professor Kodres
Purpose : This module is part of the Target
Database package of functions. It changes data
on the Target List.
change: procedure (time_in, head);
     %replace
            true by '1'b, false by '0'b;
     /* Glcbal Declarations */
     %include 'dbase.dcl';
     /* Local Declarations */
     declare
           bld database entry (fixed, pointer),
time in fixed,
more bit (1) static init (true),
tgtnum fixed binary(7) external,
tgt fixed binary(7),
(chg1,chg2) fixed binary(7),
(chg3,chg4,chg5,chg6,chg7,chg8,chg9) float,
do1 bit(1) static init (false),
blcck fixed binary(7),
cont character(1) static init('Y'):
           cont character (1) static init ('Y');
     /* This exception handler will take care of all
user input errors */
     on error (1) begin;
                      skip list('ENTRY ERROR, TRY AGAIN...');
block = 1 then
                 put
                       go to try1;
block = 2 then
                            to try2;
                       go
            end:
     put skip list ('=== CHANGE TARGETS MODULE ===');
      /* First, query the user about the changes to be made */
     (tgt. num. range 1-',tgtnum,'): '):
                 list(tgt);
((tgt<1)|(tgt>tgtnum)) then signal error(1);
           get
                                              What data item is to be changed?');
   (1) parametric equation');
   (2) equation parameters');
                  skip list(' What data item is to be ch
skip list(' (1) parametric equation
skip list(' (2) equation parameters
skip list(chg1);
((chg1<1)|(chg1>2)) then signal error(1);
           put skip
put skip
put skip
get skip
```



```
if chg1 = 1 then do:
         do1 = true;
put skip list
   (' What is the new equation number (1-4)?');
get list(chg2);
if ((chg2<1)|(chg2>4)) then signal error(1);
    end;
    else do;
try2:
block = 2;
do1 = false;
         put skip list ('
put skip list
                                          What are the new parameters: '):
                            (1
                                         X range (a)? (-256,+256) nm: '):
          get list(chg3);
if ((chg3<-256)) (chg3>256)) then signal error(1);
          rut skip list
                                         Y_{range} (u) ? (-256, +256) nm: ');
          get list(chg4);
if ((chg4<-256))(chg4>256)) then signal error(1);
          put skip list
                                  X_{\text{velocity}} (b) ? (-32, +32) m/sec: ');
          get list(chg5);
if ((chg5<-32) | (chg5>32)) then signal error(1);
          put skip list
                                  Y_{velocity}(v)?(-32,+32) \text{ m/sec: ');}
          get list(chg6);
if ((chg6<-32) | (chg6>32)) then signal error(1);
          put skip list
  X_accel. (c)? (-.015625,+.015625) m/sec/sec: ');
get list(chg7);
if ((chg7<-.015625)) (chg7>.015624))
(1
                                                             then signal error (1);
          put skip list
  Y_accel. (w)? (-.015625,+.015625) m/sec/sec: ');
get list(chg8):
if ((chg8<-.015625)) (chg8>.015625))
( 1
                                                             then signal error (1);
          put skip list(' Z_alt. (d)? (0;20,000) ft: '
get list(chg9);
if ((chg9<0))(chg9>20000)) then signal error(1);
                                                         (d)? (0:20,000) ft: ');
    tgt_ptr = head->next_ptr;
tgt_mkr = head;
    /* Now this will find the desired node, and make the
requested changes on the target data list */
         while (more = true);
if tqt_ptr->num = tgt then do;
  if do1 = true then tgt_ptr->eq = chg2;
               else do;
                    tgt_ptr->a = chg3;
tgt_ptr->b = chg5;
tgt_ptr->c = chg5;
tgt_ptr->u = chg4;
tgt_ptr->v = chg4;
tgt_ptr->w = chg8;
tgt_ptr->d = chg9;
               end;
               more = false;
```





# E. BLDDEASE.PLI

```
Prog Name
                       : BLDDBASE.PLI
                          May 83
Todd B. Kersh
Thesis (AEGIS Modeling Group)
Dațe
Written by :
FOI
Adviscr : Professor Kodres
Purpose : This is the module the builds the database in the Remex Data Warehouse after the Target List has been created or modified.
bld_database: procedure (time_in,head);
%replace
             frue by '1'b, false by '0'b;
      /* Global Declarations */
      %include 'dbase.dcl';
      /* Local Declarations */
      declare
            timeend fixed,
time in fixed binary(15),
t fixed binary(15),
trkfull char(1) static init('N'),
i fixed;
      /* This main procedure uses subprocedures to build
the database of table-8 structures in the Remex Data
      Warehouse */
     t = time in;
time=nd = trunc(endtime/delta_t);
do i = time in to timeend;
call bld msg buffer(head,t);
call lcad rdw(t);
t = t + 1;
if trufull = 'Y' then return;
             t = t + |;
if trkfull = 'Y' then return;
      end:
/* This procedure will create the Signal Processor
Interface Simulation cutput message to the Track
Processor Mcdule for each node of the target_list,
and store them in a buffer. */
tld msq tuffer: procedure (head, time in);
      declare
    /* The Euffer contains all the track tables at time_in */
             1 Buffer static,
                   /* Table 8: interfaces between the beam
stabilization process and the track process */
                      B to P tabl(57);

3 x sub s fixed binary(15);


3 y sub s fixed binary(15);

3 z sub s fixed binary(15);


3 face Idx fixed binary(7);

3 dwl Idx fixed binary(7);

3 trk_num fixed binary(7);
                                                                                  init(0),
init(0),
init(0),
init(0),
init(0);
```



```
2 bit (16);
2 bit (16);
declare
    time_in fixed binary(15);
    head pointer;
declare
     more bit (1) static init (true), ctr fixed binary(7), equ fixed binary(7), (x,y,z) float;
declare
1 rarablk static,
2 scurcebuff pointer,
2 destbuff bit(16) init('5500'b4),
2 segaddr bit(16) init('e000'b4);
/* First get the node of the target_data list and
     extract the data needed to generate the items on the 8 */
    tgt_ptr = head->next_ptr;
tgt_mkr = tgt_ptr;
dc while (more = true);
    buffer.b_to_p_tabl(ctr).trk_num = tgt_ptr->num;
equ = tgt_ptr->eq;
     /* Derive values for target positions x,y,and z
at time_in for the specified parametric equation */
     if equ = 1 then do;
  x=tgt_ptr->a + tgt_ptr->b*time_
          x=tgt_ptr->a + tgt_ptr->b*time_in
tgt_ptr=>c*time_in*time_in;
y=tgt_ptr->u + tgt_ptr->v*time_in
tgt_ptr=>w*time_in*time_in;
          z=tgt_ptr->d;
     end;
         end:
     z=tgt_ptr->d;
     end:
         equ = 4 then do;
x=tgt_ptr->a + tgt_ptr->b*cos(tgt_ptr->c*time_in);
y=tgt_ptr->u + tgt_ptr->v*sin(tgt_ptr->w*time_in);
z=tgt_ptr->d;
     end;
          buffer.b_to_p_tabl (ctr) .x_sub_s = x;
buffer.b_to_p_tabl (ctr) .y_sub_s = y;
buffer.b_to_p_tabl (ctr) .z_sub_s = z;
```



```
/* Set up to look at the next target */
              ctr = ctr + 1;
tgt_ptr = tgt_mkr->next_ptr;
tgt_mkr = tgt_ptr;
if tgt_ptr = null then more = false;
/*dc_while*/
     end; /*dc while*/
more = true;
tgt_ptr = head;
tgt_ikr = tgt_ptr;
     /* This will transfer the buffer structure to the
common memory board buffer location for transfer
to the REMEX. */
     parablk.scurcebuff = addr(buffer);
call tld_buff(b_ptr);
end bld msq buffer:
/* This procedure will cause the REMEX Data Ware-
house to load the contents of the buffer into the
next sector on the RDW hard disk. */
load rdw: procedure(time in):
    status fixed binary(15) static init(0),
sect fixed binary(7),
word count fixed binary(15) static init(256),
mem bit(16) static init('5500'b4),
msb bit(16) static init('000e'b4),
track fixed binary(15),
head fixed binary(7),
rdw_read bit(16) static init('1020'b4);

* "1020" means the REMEX will write
from the comman, buffer to the hard
                              from the com.mem. buffer to the hard disk. */
     head = 0; /* this sets head to "D" drive */
   /* This determines the sector based on 39 sectors/track */
     sect = 1 + mod(time in, 40);
   /* This determines the track */
     track = 1 + trunc(time in/39);
     /* need except. hndler for TRACK >210 */
     if track > 210 then do;
  put skip list('The database store is full.');
  put skip list
       (' This run is recorded as ',time_in,' delta_ts.');
put skip list
To create a longer run, change the value of delta_t.');
trkfull = 'Y';
           return;
           end:
```





# F. PRINTIST.PLI

```
Prog Name : PRINTLSI.PLI
                                                                            May 83
Todd B. Kersh
Thesis (AEGIS
 Date
 Written by
                                                                                                                                                                    Modeling Group)
 For
Advisor : Professor Kodres
Purpose : This module is a diagnostic tool for
the user to keep a record of the flow of the Target
List as changes are made at each delta t, as a Target
Database is constructed for a Static Model run.
printlst: procedure (head, time);
%include 'dbase.dcl';
                  declare
   prt fixed bin(7),
   time fixed,
   (head, ap, bp) pointer;
                  put skip list('=== PRINT TARGET LIST ===');
retry;
      put skip list ('To get a print out, turn on printer,
put skip list ('type <ctrl> P, and then type 0<return>.');
put skip list (' Else, just type 0<return>.');
get list(prt);
if prt °= 0 then gc to retry;
                  put skip(2)
ap = head;
                                                                                        list('TARGET LINKED LIST at time = ',time);
                  bp = ap;
ap = bp->next_ptr;
                             while (ap

bp = ap;

put skip list('TGT')

put skip list('put skip
                                                                                                                                                                  ',ap->num)
: ',ap->eq
: ',ap->a)
                                                                                                                                                                                  ;ap->eq);
                                                                                                                                                   EQ
                                                                                                                                                                                 ', ap->a)
                                                                                                                                                          a
                                                                                                                                                                                ,ap->b)
                                                                                                                                                          b
                                                                                                                                                                                 ,ap->c
                                                                                                                                                          C
                                                                                                                                                                                ',ap->u',ap->v)
                                                                                                                                                          u :
                                                                                                                                                         v :
                                                                                                                                                                                  ap->w
ap->d
                                                                                                                                                         W
                                      put skip list()
ap = bp->next ptr;
; /* while */
                   end;
                   ap = head;
bp = head;
 end printlst:
```



#### G. DEASE.DCL

```
Prog Name : DBASE.DCL
Date : May 83
Written by: Todd B. Kersh
For : Thesis (AEGIS Modeling Group)
Advisor : Professor Kodres
Purpose : These are the global declarations
Purpose : These are t
for the Target Database.
                                                                                                                             declare
                                                                                                                                                                                                                                                       endtime fixed decimal (4,1) external, delta_t fixed decimal (2,1) external;
                                                                                                                             declare
                                                                                                                                                                                                                                                    head pointer,
(tgt_mkr,tgt_ptr) pointer,
1 target based,
2 num fixed binary(7),
2 eq fixed binary(7),
2 para,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         a filoatt,
looatt,
stiloatt,
filoatt,
f
```

2 next\_ptr pointer;



# H. BLDBUFF. A86

```
;Prog Name
                         BLDBUFF.A86
                         4 June 83
;Date
                         Todd E. Kersh
Thesis (AEGIS Modeling Group)
;Written by
For
Advisor
Purpose
buffer
    Thesis (AEGIS Modeling Group)

Visor: Professor Kodres

This routine will transfer a 256 word

buffer from SBC private memory to the com.

memory buffer starting at E000:5100. The

parameter passed is a parameter block containing
a pointer to the buffer on SBC, and the base
and offset to the common mem. buffer.
 Code Segment
 This routine assumes parameters as follows: para1 parameter block consisting of 3 words.
cseq
bld_buff:
      push ax push di
       push cx
       push es
      mov si,[si]
mov di,[si]
les di,2[di
mov cx,256
                                  get location of buff1
                                  from para. passed assign location of buff2
                                   ; assign no. of words to move
move words:
                                  lcad word from source
; store word into com.mem. buffer
      mcv ax,[bx], ax mov es:[di], ax
                                       : adjust pointers.
      inc si
inc si
inc di
inc di
loop
                move_words ; loop if not done
       pcp es
       pcp
             cx
di
       pcp.
             sī
       pop
             ax
end
```



# APPENDIX B

# STATIC MODEL PROGRAM LISTINGS

#### A. STATIC.PLI

```
Prog Name
                  : STATIC. FLI
Daté
Written by
                     8 June 83
                  : Todd B. Kersh
: Thesis (AEGIS Modeling Group)
For
Advisor : Professor Kodres
Purpose : This module controls the operation for the RCP Static Model.
static: procedure;
     declare
          load_buffer entry(fixed), xfer_msg entry,
          advance evc1 entry,
display entry (fixed),
await entry (fixed binary (15));
    declare
start fixed binary(7),
    thrshold fixed rinary(15) static init(1),
    endtime fixed external,
    item fixed binary(7),
    evcvalue fixed binary(15) static init(0) external,
    item fixed.
    /* This exception handler will take care of all
user input errors. */
    on error(1)
begin;
put skip list('ENTRY ERROR, TRY AGAIN...');
gc to retry;
          end:
    retry:
     put skip list(' === STATIC MODEL MENU ===');
but skip list('(1) TEST run the simulation');
but skip list('(2) QUIT and return to main menu');
but skip list('enter 1-2 and <cr>
cr>: ');
     get list(item);
if ((item<1) | (item>2)) then signal error(1);
```



```
get list(start);
if start = 0 then signal error(1);

do time = 1 to endtime:
    call await(threshold);
    threshold = threshold + 1;
    call load buffer(time);
    call xfer msg;
    call advance evc1;
    call display(time);
end;
end;
else return;
revert error(1);
```



# B. AWAIT.A86

```
;
Prog Name
               : AWAIT. A86
                 8 June 83
Todd B. Kersh
Thesis (AEGIS
Daté
Written by
                                  Modeling Group)
;For ;Advisor
Advisor : Professor Kodres
:Purpose : This module checks to see if a msg has been
:written to 0E000:5614 of common memory by the Radar
 Scheduler.
 DATA
 CODE
 cseg
public
          await
await:
   push ax
push di
    push si
    push es
                            ; get common mem. base
; assign to eseg base
; point to evc addrs.
get threshold
; put it in ax reg.
   mov ax,0e000h
mov es, ax

mov di,06020h

mov si,[tx]


lods ax

poll:
       ax,es:[di]
poll
es
si
di
   incooooe
mnooooe
                          ; compare evc to thr
; if no new msg, wait
; else return
        ax
end
```



# C. LCADEUFF.PLI

```
Prog Name : LOADBUFF.PLI
                      31 May 83
Todd B. Kersh
Thesis (AEGIS Modeling Group)
Date : Written by :
For
Adviscr : Professor Kodres
Purpose : This module is part of the Static Model
and will extract the proper sector of output msqs (e.g.
tbl 8s) from the database on the Remex DW, based on the
current value of delta_t, and place the data in the
common memory buffer.
load buffer: procedure(time_in);
   status fixed binary(15) static init(0),
sect fixed binary(7),
word count fixed binary(15) static init(256),
mem bit(16) static init('5500'b4),
msb bit(16) static init('000e'b4),
track fixed binary(15),
head fixed binary(7),
rdw wrt bit(16) static init('1010'b4);
-/* "1010" means the REMEX will read the
hard disk and write to com.mem. buffer.
                    hard disk and write to com.mem. buffer.
     head = 0: /* this sets head to "D" drive */
   /* This determines the sector based on 39 sectors/track */
     sect = 1 + mod(time_in,40);
     /* This determines the track */
     track = 1 + trunc(time_in/39);
     /* Max tracks available on the REMEX is 210
therefor, to prevent running out of memory...*/
          track > 210 then do;
put skip list('The database store is full.');
put skip list
(' This run is recorded as ',time_in,' delta
                This run is recorded as ',time_in,' delta_ts.'); skip list
 (1
       To create a longer run, change the value of delta_t.');
           return;
           end:
     /* This procedure builds the command message
required for the Remex Data Warehouse to write the
data tables located in the buffer corresponding
to the value of 'time_in' */
     call build cmd mess
             (rdw wrt, status, track, head, sect, mem, msb, word_count);
      \prime* The procedure sends the command message to the
     Remex Data Warehouse to perform the required
```



write operation \*/
call send mess;
end load\_buffer;



# D. XFER. A86

```
Prog Name : XFER.A86
Date :8 June 83
Written by : Todd B. Kersh
For : Thesis (AEGIS Modeling Group)
Advisor : Professor Kod res
Purpose : This module will transfer a output msg.from
the common memory buffer to the common memory location
0E000:5646 to be read by the Track Processing Module.
  Code
  cseg
public xfer_msg
xfer msg:
push di
        push si
        push es
        push ds
        push ax pushf
        mov ax,0e000h
                                                            ;get common mem. base
;assign to eseg
        mcv es.ax
mcv si.C5500h
mcv di.06055h
mov cx.5
                                                            ;set loop ctr to
                                                              pass 5 words (one tbl_8).
 move_msg:
        mov ax,es:[si]
mov es:[di],ax
inc si
inc di
inc di
                                                        ;load word from buffer ;store word into msg. ;get next word loc.
                                                            ; get next word loc.
        loop move_msg
popt ax
pop ds
pop es
                                                            ; loop until done
               es
si
di
        pop
        pop
I et
 end
```



# E. DISPLAY.PLI



#### F. ADV1EVC.A86

```
; Prog Name : ADV1EVC.A86
;Date : 8 June 83
;Written by: Todd B. Kersh
;For : Thesis (AEGIS Modelling Group)
Advisor
Advisor : Professor Kodres
Purpose : This module will simulate the Radar
Signal Processor sending a new data msg to the
SPY-1A Cotroller Model.
 Data
 Ccde
 cseg
public
         advance_evc1
advance_evc1:
    push es
    push di
     push ax
    mov ax,0e000h
mcv es,ax
mov di,06055h
mcv ax,es:[di]
                           ; get com. mem. base to eseg
; point to evc1
; get value
; increment value
     inc ax
                           ;store evc1
     mcv es:[di],ax
     pop ax
pop di
     рcр
     pop
         95
     ret
end
```



## APPENDIX C COMMON ASSEMBLY LANGUAGE LISTINGS

#### A. BIDMESSG.A86

```
;Prog Name
            : BLDMESSG.A86
Daté
Written by
             May 83
             Todd B. Kersh
Thesis (AEGIS
:For
                          Modeling Group)
                  1cw byte, word 4, word 6)
 Data Segment
___________
ĎSEG
       CCMMEM
                       EQU
                               0 E000 H
ESEG
        CRG 5400H
        STATUS
PUBLIC
        MCDIFIERS
                               1
                       RW
Code Segment
ČSEG
PUBLIC
        FUILI_CMD_MESS
BUILD_CMD_MESS:
        PUSH ES
PUSH CX
FUSH SI
        PUSH BX
        PUSHF
     MOV AX, COMMEM
MOV ES, AX
        CID
        MOV SI, [ BX ]
                         set source index to point
                           to 1st parameter.

AX = para 1, SI incremented to point to next parameter.
        ICDS AX
        MCV MODIFIERS, AX ADD EX, 02H MCV SI, [ BX ]
                       ; point to next parameter address; set source index to ; point to next para.
        LODS AX
```



```
MCV STATUS, AX ADD BX.02H MCV SI, [EX]
                                             ; point to next parameter address; set source index to point
                                                ; to next para.
      ICDS AX
MCV TRACK NO, AX
ADD EX, 0 2H
MCV SI, [BX]
LCDS AL
MCV SI, [BX]
LCDS AL
MCV SI, [EX]
LCDS AL
MCV SI, [EX]
LCDS AL
MOV HEAD SECT, AX
ADD BX, 0 2H
MCV SI, [BX]
                                          ; point to next parameter address; set index to point to next para; get byte para in al reg.; move al to ah
                                              ; word is now complete for movement
                                             ; point to next parameter address; set source index to
                                                   ;point to next para.
      LODS AX MCV MEM ADDR, AX ADD BX, 02H MCV SI, [EX]
                                             ; point to next parameter address; set source index to ; point to next para.
      LCDS AX
MCV MSB, AX
ADD BX, 62H
MOV SI, [BX]
                                             ; point to next parameter address; set source index to
                                                  ;point to next para.
      LCDS AX MCV WORD_CNT, AX POPF FCP AX
       POP
POP
POP
                BX
                SI
CX
ES
RET
```

END



#### E. SNDMESS1.A86

```
Prog Name
Date
Written by
For
Advisor
Prog Name: SNDMESS1.A86
Date: May 83
Written by: Todd B. Kersh
For: Thesis (AEGIS Modeling Group)
Advisor: Professor Kodres
Purpcse: This primitive module sends the command
message located in common memory at 0E000:5000 to the
Remex Data Warehouse for execution. It checks the
Status Word in the msg. for successful msg completion.
Data Segment
 _______
DSEG
        RDW_ERROR
RDW_RESULT
RDW_DIR
SUCCESS
                                      DB
                                                    1
                                                    1
                                      DB
                                                    1
                                      DB
                                      EQU
EQU
                                                    1
                                                              ; code for opn success
        FAILURE
                                                              ; code for opn failure
                                                    0
                                                    ŏвн
05
        RDW READY
                                      ĒQU
                                                                :constant
             RDW interface controller ports ==>
        RDW_CMD_REG
RDW_STATUS_REG
REW_ADDR_LO
REW_ADDR_HI
                                      E QU
E QU
E QU
                                                    70H
71H
72H
73H
ESEG
EXTRN
                STATUS:WORD
 _______
                  Code Segment
 ČSEG
FUBLIC SEND_MESS:
        SEND_MESS:
                 PUSHF
                 PUSH
PUSH
                         ES
CX
                 PUSH
        MCV AX,0E000H
MCV EX,AX
MCV CX,TRIES ;in
SEND_RDW MESS:
IN AL, RDW STATUS_REG
AND AL, RDW_READY
                                              :init. loop counter
                                                   ;check if interface ready
;to process cmd packet...
;ready?
                      AL,08H
SEND_REW_MESS
                 CMP
                 JNE
                                                      ; if not repeat
                JNE SEND REW_MESS
MOV AL,1CH
CUT RDW CMT REG, AL
MOV AX,05400H
CUT RDW ADDR_LO, AL
MOV AL,AH
CUT RDW ADDR_HI, AL
CUT RDW RESULT:
                                                        ;load extended address ;offset of packet ;transfer low byte
                                                        transfer high byte
         CHECK
                 MCV AX,STATUS
CMP AX,SUCCESS
JE RDW SUCCESS_R FAD
CMP AX,FAILURE
                                                            read status word
                                                         :check for success
                                                           check for failure
```



```
JNE RDW RETRY

JMPS CHECK_RDW_RESULT

RDW_RETRY:

MCV RDW ERFCR, AL ; save error code

MCV STATUS, 0 ; clear status word

LCOP SEND RDW MESS

MOV RDW RESULT, OF FH

JMPS RDW EXECUTE RET

RDW_SUCCESS READ:

MCV RDW RESULT, 00 H ; return success code

RDW_EXECUTE_RET:

POP CX

PCP ES

POP AX

PCPF

RET
```

END



## APPENDIX D SPY-1A MODEL SIMULATION PROGRAM LISTINGS

#### A. SFYTEST.PLI

```
/*
Prog Name
Date
                       : SPYTEST .FLI
: 8 June 83
                          Todd B. Kersh
Thesis (AEGIS
Written by
For
Advisor
                                                       Modeling Group)
                           Professor Kodres
Purpose : This is a test module that simulates the operation of the NPS SPY-1A Model. It will update the tabl 58 data in common memory upon the event count update from the Static Model, after a delay loop that simulates the operation of the Track Processor and Radar Scheduler.
spy test: procedure;
     declare
  init entry,
  advance evc2 entry,
  threshold fixed bin(15) static init(1),
  await1 entry (fixed binary(15)),
  i fixed binary (15);
      /* This will initiate the eventcounts to 0 */
      call init;
      do while ('1'b);
  call advance_evc2; /* This simulates sending a new
       dwell cmd. msg. */
  call await1(threshold); /* wait for results
       e.g. tbl_3 */
            /* This is a delay loop simulating SPY-1A Model
processing time. */
             threshold = threshold + 1;
            do i = 1 to 50;
   put skip list('SPY-1 IS PROCESSING DATA...');
end;
      end: /* while */
end spy_test;
```



#### B. INIT. A86

```
Prog Name
Date
Written by
For
Advisor
Purpose
Prog Name : INIT. A86
Date : 19 June 83
Written by : Todd B. Kersh
For : Thesis (AEGIS Modeling Group)
Advisor : Professor Kodres
Purpose : This module initiates the
memory locations for the eventcounts to 0.
_________
      Data
dseq
eseg
public
          evc1,evc2
org 06020h
evc2 rw 1
          evc2
          evc1
                 IW
Code
 ćseg
public
        init
init:
     push ax
     push es
           ax,0e000h
     MCV
                                 ;set exeg base to com. mem ;set ax to 0
          es,ax
ax,0
evc1,ax
evc2,ax
     MCV
     MCV
                                  :set eventcounts to 0
     MOV
     m c v
     pop es
pop ax
ret
end
```



#### C. AWAIT1. A86

```
Prog Name : AWAIT1.A86
Date : 8 June 1983
Written by : Todd B. Kersh
For : Thesis
Advisor : Prcfessor Kodres
Purpose : This module checks to see if an evc. has been updated at 0E000:5616 of common memory by the Radar Signal Processor Simulator.
Data
dseq
eseq
extern
          evc1:word
 Ccde
 cseg
public
          await1
await1:
     push si
     push ax push es
     mov ax,0e000h
mcv es,ax
mov si,[bx]
lcds ax
                               ; get com. mem base in eseg
get parameter - threshold
; load it in ax reg.
poll:
                                 ccmpare evc to threshold if no new message sent, else, return
     cmp ax,evc1 jnz poll
                                     no new message sent, wait
     р́ср
          ēs
          ax
si
     рcр
     pcp
ret
end
```



#### D. ADV2EVC. A86

```
Prog Name: ADV2EVC.A86
Date: 19 June 83
Written by: Todd E. Kersh
For: Thesis (AEGIS Modeling Group)
Advisor: Professor Kodres
Purpose: This module will simulate the Radar
Scheduler sending a new dwell command to the RSP.
Data
dseq
eseg
extrn
      evc2:word
Ccde
cseg
public
         Advance evc2
advance evc2: push es
    push ax
    mcv ax,0e000h
    mov es,ax ; get addr. of comm.mem. base inc evc2; advance event count
    pcp ax
    pop es
    ret
end
```



## APPENDIX E CBJECT-ORIENTED DESIGN OF THE DYNAMIC MODEL

#### A. DEFINE THE PROBLEM

A system is required that will interface with existing SPY-1A Padar Controller modules and simulate the Signal Processor of the Radar. The required interface will actually include the Radar Output Module and the Radar Return Module, and the Beam Stabilization Modules. The Signal Processor Simulator must contain a database representing the environment the Radar will probe for target tracks. The database must be user changeable at any given time during the operation (i.e. add target tracks, delete target tracks, and change target tracks) so that the logical operation of the SPY-1A Radar Modules (Radar Scheduling and Track Processing) can be tested and explored.

#### B. DEVELOP AN INFORMAL STRATEGY

The database for the signal processor will capture the information for each target at discrete time intervals needed to define it's position. The information maintained about each target track will include it's actual position (x,y,z,r) and it's acceleration components (ax,ay,az,ar) at a discrete time interval (t). Interaction operations that a user may request include - initiation of a target track over a range of time (Ti --> Tn), deletion of a previously entered target track throughout all or part of it's initiated range of time, and changing a previously defined target track at any time during it's pre-defined time range. The user will also be able to start and stop the simulation at any time. The user will have a two dimensional display of



the radar environment with current tracks and relative positions symbolized during the simulation. A status report of current targets will be available while in a non-running mode to assist the user in the environment definition.

#### C. FORMALIZE THE STRATEGY

- 1. Identify the Objects and their Attributes
  - a. SIMULATION\_OPERATIONS
  - t. TRACK\_DATA:

Target Information:

target\_ID

actual\_position

acceler ation

time

- 2. Identify Operations on the Objects
  - a. SIMULATION\_OPERATIONS
  - b. DISPLAY:

Start

Stop

c. TRACK DATA:

Status\_Report

Quit


Target\_Information:

create

delete

change

Database



### 3. Establish the Interfaces




Figure E. 1 Object-Oriented System Graph.

## 4. Code the Package Specifications in Ada

```
package TRACK_DATA is
    package TGT_INFO is
    end TGT_INFO;

package DATABASE is
end TATABASE;
end TRACK_DATA;

package TGT INFO is
    type END TIME is constant := 1000;
    type COORDINATES is (X,Y,Z,R);
    type ACCEL VECTORS is (AX,AY,AZ,AR);
    type ACCEL VECTORS is range .. END_TIME;
    type TARGET is record
    iccation : COORDINATES;
    ACCELERATION: ACCEL VECTORS;
    TIME : DISCRETE_TIME;
end record;
end TGT_INFO;
```



```
package LATABASE is

use TGT INFO;

MAX_RECURDS; constant := 20;

type FECORD INDEX is range 0 ... MAX_RECORDS;

type TRACK_RECORDS is a rray (RECORD_INDEX) of TARGET;

ACTIVE_TGTS : RECORD INDEX;

PACKAGE SIMULATION OF NS is

TRACK_LATA;

use TRACK_LATA;

package SIMULATION OF NS is

type OPERATION is (CREATE TGT, DELETE TGT, CHANGE_TGT,

function GET return OPERATION;

procedure CREATE TGT;

procedure DELETE TGT;

procedure CHANGE TGT;

procedure CHANGE TGT;

procedure CHANGE TGT;

procedure CUIT;

end SIMULATION OPNS;

with TRACK_LATA;

package DISPLAY is

type CCNTROL is (START, STOP);

function RUN return CONTROL;

procedure START;

end DISPLAY;
```

Further programming would design and build the subprograms, functions, and procedures defined by these package specifications.



# APPENDIX F SIGNAL PROCESSOR MODEL USERS MANUAL (VER. 1.0)

#### A. GENERAL

This manual is for use with the NPS AEGIS Modeling Group AN/SPY-1A Radar Controller Model: Signal Processor Emulation version 1.0. It does not explain the structure of the modules that make up the program, only it's functional components and how they might be utilized to test the SPY-1A Model. For further information about the program design and implementation, see Kersh, T.B., Signal Processor Interface Simulation of the AN/SPY-1A Radar Controller, Masters Thesis, Naval Postgraduate School, Monterey California 1983.

The manual is divided into the two major functional areas: developing the target database to be stored in the REMEX Data Warehouse, and running the Static Model of the Signal Processor against a simple SPY-1A simulator. It will be assumed that any potential user of this system is familiar with the boot procedure for the Remex Data Warehouse disk system. Assuming the user has booted from the REMEX B: drive and logged into the REMEX D: drive, place the Signal Processor system disk in the C: drive, and type:

#### D>C:RSP <return>

At this point the Signal Processor Emulation System will load and the remaining database development and model operation will be menu driven.

The following functions are available within the Signal Processor Interface Simulation - TARGET DATABASE:

1. CREATE the inital target-list and initial database.



- 2. DELETE any targets at any specified descrete time.
- 3. CHANGE the parameters of the parametric equations representing the target tracks at any specified descrete time.
- 4. PRINT the current target-list to the terminal screen or the printer at the specific descrete time represented by the target-list.

#### SIMULATION:

 RUN will execute the Static Model in a test environment to be used for testing the Signal Processor Interface Simulation System.

After development, the user can document the targets contained in the target-list at a particular descrete time, so that he has a hard-copy record of the trend of his database. This feature will be important in determination of the effect of different target combinations and densities on the SFY-1A Controller Model. The Signal Processor Interface Simulation Target-Database development system should be usable in conjuction with other testing systems devised by future AEGIS Group members for the logical testing of the SPY-1A system.

#### E. CCNSTRUCT TARGET DATABASE

### 1. Main Menu

Just prior to the display of the main menu, the program will ask for user input defining the descrete time intervals to be used for the update of the buffer used by the Target-Database system. The ratio of dwell commands received from the Radar Schedular Module to the target-buffer update, multiplied by the actual turnaround time of the SP-1A Controller Model will be the real-time achieved by the system. The user may assign values from .1 to 1 to this ratio value. The next question asked of the user is how



long the simulation will run. The maximum possible length is dependent on the storage space available on the REMEX Data Warehouse, and the time is based on the average assumed dwell command interval time received from the SPY-1A Radar Controller Model. To determine the simulation run limit in terms of descrete time increments, one must realize that each descrete time increment is in one-to-one correspondance with the sectors used to record the database on the REMEX. Therefore, since there are 39 sectors per track, and 210 tracks available for use, there are 8190 available descrete time intervals available for a simulation run. The real-time length for the simulation run is then dependent on the

#### \*\*\* MAIN MENU \*\*\*

What ccurse of action do you wish?

(1) CREATE a database of tracks

(you must do this first)

(2) DELETE a track from the database

(3) CHANGE a track on the database

(4) PRINT the current target list

After a database is satisfactory you may:

(5) RUN a simulation

(insure the rest of the SPY-1 Model is setup)

(6) QUIT and return to the operating system

(enter 1-6 and <cr>
):

Figure F. 1 Signal Processor Emulation Main Menu.

descrete time ratio. Assuming a negligible time for updating the target buffer from the REMEX, and a turnaround response time from the SPY-1A Controller Model of .001 seconds, if a ratio of "1" were chosen, the maximum time available for a simulation run would be:



- 1. "1" second = .001 sec. \* 1000 (or 1000 dwell commands issued per buffer update)
- 2. since the target-buffer is updated once every second, there are 8190 seconds of maximum simulation time available.

The next item appearing on the screen is the Main The first thing required is to build a database in the REMEX Data Warehouse. To do this, the user will initially pick choice (1) CREATE. After initializing his Database, the user be able to move forward in descrete time and delete target tracks completely, or just change the parameters of the track. It is suggested that the user use option (4) PRINT after each iteration of the previous two cptions and after CREATE, to maintain a record of the modifications made on the database. When the user has finished with his Target Database, he may request to (5) RUN a Static Model simulation. In this mode the SPY-1A Controller Model Simulator "SPYTEST" is designed to test the Static Model. Further instructions on the use of this option are discussed in Section C. Of course, at any time after the user has returned to the Main Menu, he may choose option (6) QUIT to return to the operating system.

### 2. Create Database

To use the Signal Processor Interface Simulator, a Target-Database must first be constructed. A Target-List is used which contains target data to construct a Target-Database. The parameters used to set up the Target-List for each target are the constant values used in the parametric equations shown in Figure F.3 These parametric equations derive from Boone, N.A., A Multimicropocessor Approach to simulate I/O for the AEGIS AN/SPY-1A Radar Controller, Masters Thesis, Naval Postgraduate School, Monterey California, 1981. Boone's work concerns the



Figure F.2 CREATE Function Menu.

```
x {t}
y {t}
z {t}
               a + b*t + c*t*t
(1)
            = u + v*t + w*t*t
               a + b*t + c*t*t
(2)
               u + v*sin(w*t)
            =
                 + b*cos(c*t)
+ v*t + w*t*t
(3)
               а
            =
               u
(4)
               a + b*cos(c*t)
            = u + v*sin(w*t)
```

Figure F.3 Parametric Equations.

simulation of the AEGIS Command and Decision functions, and these equations were utilized to maintain compatiblity throughout the Mcdel. After defining the parametric equation for the first target, the user may choose to define



further targets and will be prompted similarly as previously shown. When he is satisfied that the target-list is complete, he may indicate that no more targets are to be created, and he will be returned to the Main Menu. At that time it is recommended that the user request a PRINT of the initial target-list for future reference.

### 3. <u>Delete Targets</u>

=== DELETE TARGETS MODULE ===

WHAT TARGET DC YOU WISH TO DELETE? '
(TGI. NUM. RANGE 1-\_\_\_): \_\_\_\_

Figure F.4 DELETE Function Menu.

Prior to the Delete Menu, the user will be asked "At what time do you want to delete a target?". The user is being asked to define the descrete time within his previcusly defined range of descrete time that he wishes to delete a previously defined target. It is important that the user have developed a plan for target modifications based on his defined descrete time range, since the Target-Database development routine will not allow one to recover deleted targets. After answering the time question, the Delete menu will be displayed, and the target list appropriately updated. After Deleting a target, the user will be prompted to "continue (Y/N)?". He may answer Y (es) to delete more targets or N(o) to return to the Main Menu.



## 4. Change Targets

The Change choice from the Main Menu will first prompt the user requesting what time he wants to change a target, within his predefined descrete time range. After answering, the user will see the Change menu (see Figure

```
=== CHANGE TARGETS MODULE ===

WHAT IS THE TARGET NUMBER YOU WISH TO CHANGE?

(IGT.NUM. RANGE 1-___):

WHAT DATA ITEM IS TO BE CHANGED?

(1) PARAMETRIC EQUATION
(2) EQUATION PARAMETERS

(if the choice is one, then:)

WHAT IS THE NEW EQUATION NUMBER (1-4)?

(if the choice is two then:)

WHAT ARE THE NEW PARAMETERS:

X_range (a)? (-256,+256) nm:

Z_alt. (d)? (0,20000) ft:

(and for either choice..)

DC YOU WISH TO CHANGE ANOTHER TARGET?

(Y/N): ___
```

Figure F.5 CHANGE Function Menu.

F.5). Again, let it be emphasised that it is important to have a plan for the overall target database since it is not possible to gracefuly go backward in sequential time as a target database is developed. Also, it is again recommended to the user to obtain a print of the Target-List as soon as you return to the Main Menu.



#### C. RUN STATIC MODEL

The SFY-1A Controller Model Simulator "SPYTEST.CMD" is provided as a tool to test the Radar Signal Processor Interface Simulation Static Model. "SPYTEST.CMD" is just a simple eventcount and sequencer module. It contains a delay loop to simulate the time between the receipt of a "raw data" message from the Signal Processor Interface, the subsequent processing of the target data, and the resultant dwell command message generated to the Signal Processor

=== RSP STATIC MODEL ===
version 1.0 June 83

At this point you should have created a database and are now ready to run the Static Model.

=== STATIC MODEL MENU ===

(1) TEST run the simulation
(2) QUIT and return to main menu enter 1-2 and <cr>>: \_\_\_\_

Figure F.6 STATIC MODEL Function Menu.

Interface. The delay loop is arbitrarily configured at this time, and the user should consider contriving a delay that more closely represents the turnaround time the SPY-1A system should provide. When entering the test mode, the user will be prompted to "Load SPYTEST.CMD from another system CRT/SEC. When complete, enter "O"<cr>
to begin ".

When the SPY-1A Controller Simulator has been initiated, the Static Model will begin operation after the user has typed "O<cr>". The display for the Static Model is shown in



=== RSP STATIC MODEL SIMULATION ===
TIME: ENDTIME:


Figure F.7 STATIC MODEL Display.

Fig. F.7, and provides the user with only a minimum ammount of information to determine the progress and speed of execution for the SPY-1A Mcdel. Since the Static Model and its inherent display functions will be part of the timed data gathered by the user, it is recommended that the SPY-1A Controller Simulator be utilized to measure the Static Model time. The measured Static Model run time can be used in future rur-time testing of the NPS SPY-1A Controller Model to determine net SPY-1A Controller Model achievable speed.




#### LIST OF REFERENCES

- 1. Grant, J. V. III, A Multi-Microprocessor Based Model of the Aegis AN/SPY-1A Radar Control: Radar Scheduler Process, Master's Thesis, Naval Postgraduate School, Monterey California, 1981.
- 2. Cech, J.V., A Multi-Microprocessor Based Model of the Aegis AN/SPY-1A Radar Control: Track Processing, Master's Thesis, Naval Postgraduate School, Monterey California, 1982.
- Bocne, N.A., A Multimicroprocessor Approach to Simulate I/O for the AEGIS AN/SPY-IA Radar Controller, Master's Thesis, Naval Postgraduate School, Monterey California, 1981.
- 4. Booch, G., <u>Software</u> <u>Engineering</u> <u>with Ada</u>, Benjamin/Cummings Inc., 1983.
- 5. Riche, R.S. and C.E. Williams, A <u>Software Foundation</u> for AN/SPY-1A Radar Control, Master's Thesis, Naval Postgraduate school, Monterey California, 1981.
- 6. Almquist, T.V. and D.S. Stevens, Alteration and Implementation of the CP/M-86 Operating System for a Multi-user Environment, Master's Thesis, Naval Postgraduate School, Monterey California, 1982.
- 7. EX-CELL-O Corporation, REMEX Technical Manual for Data Warehouse Models RDW 3100, RDW 3200, 1979.
- 8. EX-CELL-O Corporation, REMEX Product Reference Manual and Performance Specifications, 1979.
- 9. Klinefelter, S.G., <u>Implimentation of a Real-Time</u>, <u>Distributed Operating System for a Multiple Computer System</u>, Master's Thesis, Naval Postgraduate School, Mcnterey California, 1982.
- 10. Micropolis Corporation, Micropolis Specification 1220 Series Rigid Disk Drive Subsystems, Chatsworth, California, 7980.
- 11. Digital Research Corporation, <u>CP/M-86</u> <u>Operating</u> <u>Systems Guide</u>, 1981.
- 12. Digital Research Corporation, PL/I-86 Manual, 1983.



# INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314		2
2.	Defense Logistic Studies Information Exchange U.S. Army Logistics Management Center Fort Lee, Virginia 23801		1
3.	Library, Code 0142 Naval Pcstgraduate School Montery, California 93940		2
4.	Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93940		2
5.	Professor Uno R. Kodres, Code 52Kr Department of Computer Science Naval Postgraduate School Monterey, California 93940		2
6.	Captain Brad Mercer, USAF, Code 52Zi Department of Computer Science Naval Postgraduate School Monterey, California 93940		1
7.	CPT Tcdd B. Kersh HC, U.S. Army CECCM ATTN: DRSEL-TCS-CR Fort Monmouth, New Jersey 07703		2
8.	RCA AEGIS Data Repository RCA Corporation Government Systems Division Mail Stop 127-327 Mcorestown, New Jersey 08057		1
9.	Library (Code E33-05) Naval Surface Warfare Center Dahlgren, Virginia 22449		1
10.	Daniel Green (Code N20E) Naval Surface Warfare Center Dahlgren, Virginia 22449		1
11.	Curricular Officer, Code 37 Computer Technology Curricular Office Naval Postgraduate School Monterey, California 93940		1
12.	Dr. M.J. Gralia Applied Physics Laboratory Johns Hopkins Road Laurel, Maryland 20707		1
13.	Dana Small Ccde 8242, NOSC San Diego, California 92152		1



14. CFT Mark R. Kindl, U.S.A. 413 E. Washington St. Villa Park, Illinois 60 181

1

1

15. Dr. Bert Y. Kersh 260 Sacre Lane Mcnmcuth, Oregon 97361







Thesis

201684

K3894 Kersh

c.1 Signal processor
interface simulation
of the AN/SPY-1A radar
controller.

5 DEC 36

30955

201684

Thesis K3894 Kersh

c.1

Signal processor interface simulation of the AN/SPY-1A radar controller.

thesK3894
Signal processor interface simulation of

3 2768 002 12135 2
DUDLEY KNOX LIBRARY