Publication:
VHDL simulation of the implementation of a costfunction circuit

dc.contributor.advisorLee, Chin-Hwa
dc.contributor.authorImvidhaya, Ming
dc.contributor.corporateNaval Postgraduate School (U.S.)
dc.contributor.departmentElectrical Engineering
dc.contributor.secondreaderButler, Jon T.
dc.date1990-09
dc.date.accessioned2013-08-01T21:15:44Z
dc.date.available2013-08-01T21:15:44Z
dc.date.issued1990-09
dc.description.abstractSince VHDL is a DoD standard hardware description language, it is widely used in the design of logic circuits at different levels. VHDL can be used to do behavioral modeling which is desirable in top-down system design. A cost function calculation in a graph partition algorithm is used here as an example to test the VHDL design methodology. Subroutines or statements in the software can be implemented into hardware if the subroutines or the statements in that software are suitably grouped. While the design of hardware is considered, high density integration of circuit is also the primary goal. Parts of an old design were condensed using programmable EPLDs which were programmed by commercial software development tools. The methodology of implementation goes from a register transfer language description to data flow design and control flow design. The costfunction calculation was successfully put into 4 EP1800 chips and the design was simulated in VHDL. The primary goal of integration was achieved at the expense of speed. To support the total simulation several behavior models were created. Results of simulation revealed that the adder circuit in the EP1800 can be further improved. Experiences of using VHDL are discussed in this thesis.en_US
dc.description.distributionstatementApproved for public release; distribution is unlimited.
dc.description.distributionstatementApproved for public release; distribution is unlimited.
dc.description.serviceLieutenant Commander, Royal Thai Navyen_US
dc.description.urihttp://archive.org/details/vhdlsimulationof1094534901
dc.format.extentvi, 78 p. ill.en_US
dc.identifier.urihttps://hdl.handle.net/10945/34901
dc.languageen_US
dc.publisherMonterey, California: Naval Postgraduate Schoolen_US
dc.rightsCopyright is reserved by the copyright owner.en_US
dc.subject.authorVHDLen_US
dc.subject.authorcostfunctionen_US
dc.subject.authorhardware description languageen_US
dc.subject.lcshVHDL (Computer hardware description language)en_US
dc.subject.lcshComputer-aided designen_US
dc.subject.lcshComputer programsen_US
dc.subject.lcshLogic circuitsen_US
dc.subject.lcshIntegrated circuitsen_US
dc.subject.lcshComputer-aided design.en_US
dc.titleVHDL simulation of the implementation of a costfunction circuiten_US
dc.typeThesisen_US
dspace.entity.typePublication
etd.thesisdegree.disciplineElectrical Engineeringen_US
etd.thesisdegree.grantorNaval Postgraduate Schoolen_US
etd.thesisdegree.levelMastersen_US
etd.thesisdegree.nameM.S. in Electrical Engineeringen_US
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
90Sep_Imvidhaya.pdf
Size:
2.57 MB
Format:
Adobe Portable Document Format
Collections