Automated digital hardware synthesis using VHDL
Loading...
Authors
Ailes, John W.
Subjects
Advisors
Lee, C. H.
Date of Issue
1991-09
Date
September 1991
Publisher
Monterey, California: U.S. Naval Postgraduate School
Language
en_US
Abstract
The automatic synthesis of a hardware description language (HDL) representation of a digital device has been the subject of significant research in the past five years. This thesis explores this topic as it applied to finite state machines and combinational logic expressed in a subset of the IEEE standard language VHDL (VHSIC Hardware Descriptive Language). It describes the subset chosen, and the development of VHDL2PDS, a program which automates the process of translating VHDL to PALASM, a hardware synthesis language. The PALASM description is then directly implemented into a field programmable gate array (FPGA) using the XILINX Logic Cell Array (LCA) development system. Complete examples are provided which illustrate top-down design and testing using VHDL. and the use of software to produce a FPGA. This thesis demonstrates that selected constructs in VHDL can be automatically synthesized with a resulting savings in engineering development time due to the simplicity of this approach and the ease of verifying the correctness of the design.
Type
Thesis
Description
Series/Report No
Department
Department of Electrical and Computer Engineering
Organization
Naval Postgraduate School (U.S.)
Identifiers
NPS Report Number
Sponsors
Funder
Format
63 p.
Citation
Distribution Statement
Approved for public release; distribution is unlimited.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.