A pad router for the Monterey Silicon Compiler
Loading...
Authors
Rexach, Carlos Francisco.
Subjects
Advisors
Kirk, Donald E.
Date of Issue
1988
Date
Publisher
Monterey, California. Naval Postgraduate School
Language
en_US
Abstract
A two layer pad router is developed for the Monterey Silicon Compiler. Features include an improved pad placement routine that extracts information from the internal layout to minimize chip area and wiring lengths, and a track allocation algorithm that minimizes the use of polysilicon during net layout. The router's performance was compared to that of the MacPitt's Silicon Compiler with four distinct circuits. The Monterey pad router layouts were 5% to 25% faster, and 10% to 15% smaller than those produced by MacPitts. Keywords: VLSI design, MacPitts, Silicon compiler, CAD Tools, Pad router, Pad placement, Router, Theses. (kt)
Type
Thesis
Description
Series/Report No
Department
Organization
Identifiers
NPS Report Number
Sponsors
Funder
Format
ix, 173 p. ill.