Design, construction and programming of a microcontroller-based testbench suitable for radiation testing of microelectronic circuits
Loading...
Authors
Thompson, John A
Subjects
Testbench
Radiation Testing
Memory Testing
Micrporocessor-Controlled Test Equipment
Radiation Testing
Memory Testing
Micrporocessor-Controlled Test Equipment
Advisors
Fouts, Douglas J.
Date of Issue
1997-03
Date
Publisher
Monterey, California. Naval Postgraduate School
Language
eng
Abstract
This thesis describes the design, construction, and programming of a microcontroller- based testbench suitable for radiation testing microelectronic integrated circuits. It will be used to test circuits fabricated using the Low Temperature Gallium Arsenide (LT GaAs) fabrication process developed by the Naval Postgraduate School and the Naval Research Laboratory. The testbench will be used to test for sensitivity to Single Event Upsets (changes in logic level due to impact by high energy ions). Due to the spurious radiation around the particle accelerator, it will be remotely operated via a serial communication port. Radiation hardened components will eventually be used throughout, although for cost- savings, non-radiation hardened components are used in the initial design described here. The test bench is built around the Intel 8%C51 four-port microcontroller. As part of this research, it will be programmed to test two memory chips, one manufactured by Motorola Inc. and one by Vitesse Semiconductor Corporation. The Motorola chip requires that a special chip carrier with logic translation and output drivers be designed prior to testing
Type
Description
Series/Report No
Department
Electrical Engineering
Organization
Identifiers
NPS Report Number
Sponsors
Funder
Format
Citation
Distribution Statement
Approved for public release; distribution is unlimited.