Fault-tolerant sequencer using FPGA-based logic designs for space applications
Loading...
Authors
Brandt, Jason J.
Subjects
Single-Event Effect (SEE)
Single-Event Upset (SEU)
Multiple-Bit Upset (MBU)
Field Programmable Gate Array (FPGA)
Fault Tolerance
Triple Modular Redundancy (TMR)
Quadruple Force Decide Redundancy (QFDR)
Quadded Logic
CubeSat
Satellite
Actel
Microsemi
ProASIC3
Xilinx
Virtex
Synplify
Single-Event Upset (SEU)
Multiple-Bit Upset (MBU)
Field Programmable Gate Array (FPGA)
Fault Tolerance
Triple Modular Redundancy (TMR)
Quadruple Force Decide Redundancy (QFDR)
Quadded Logic
CubeSat
Satellite
Actel
Microsemi
ProASIC3
Xilinx
Virtex
Synplify
Advisors
Loomis, Herchel H., Jr.
Newman, James H.
Date of Issue
2013-12
Date
Dec-13
Publisher
Monterey, California: Naval Postgraduate School
Language
Abstract
The design of a device that controls the sequence and timing of deployment of CubeSats on the Naval Postgraduate Schools CubeSat Launcher (NPSCuL) is detailed in this thesis. This design is intended to be implemented on a field-programmable gate array (FPGA) installed into the NPSCuL. This configuration allows flexibility in reprogramming the launch sequence and adding additional functionality in future designs. Operating an FPGA on orbit presents unique challenges due to the radiation environment. Radiation from space cannot be shielded efficiently, so devices must be tolerant of the expected effects. The most common effect, the single-event upset can have detrimental effects on operating electronics, causing undesired changes to data. To combat this problem, fault tolerant techniques, such as triple-modular redundancy (TMR) are explored. In these methods, multiple redundant copies of the design are operated simultaneously, and the outputs are voted on by special circuits to eliminate errors. Comparisons between manual and software generated TMR methods are tested, and the design is implemented on test hardware for further verification. Finally, future research and testing is discussed to continue to ready the design for employment of the sequencer on an actual space mission.
Type
Thesis
Description
Series/Report No
Department
Electrical and Computer Engineering
Organization
Identifiers
NPS Report Number
Sponsors
Funder
Format
Citation
Distribution Statement
Approved for public release; distribution is unlimited.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.