Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications

Loading...
Thumbnail Image
Authors
Sullivan, Margaret A.
Loomis, Herschel H.
Ross, Alan A.
Subjects
Advisors
Date of Issue
2009
Date
Publisher
Language
Abstract
This research explores the employment of Reduced Precision Redundancy (RPR) as a powersaving alternative to traditional Triple Modular Redundancy (TMR). This paper focuses on the details of RPR implementation and the effect of RPR fault tolerance on the performance of spacecraft systems. RPR-protected system performance is evaluated using a signal-to-noise ratio analogy developed with MATLAB and Simulink computational tools. This research demonstrates that RPR is an effective fault tolerance approach for arithmetic operations Experimental results show that the benefit of RPR increases with the complexity of the operation to which it is applied. System performance simulations demonstrate that RPR provides very good recovery from errors caused by SEE in spacecraft systems.
Type
Article
Description
2009 17th IEEE Symposium on Field Programmable Custom Computing Machines
Department
Space Systems Academic Group
Organization
Identifiers
NPS Report Number
Sponsors
Funding
Format
Citation
Distribution Statement
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Collections