Theses and Dissertations
Now showing items 1-1 of 1
Design, implementation, and testing of a high performance summation adder for radar image synthesis
(Monterey, California. Naval Postgraduate School, 2001-09)
This thesis documents the schematic design, simulation, and fabrication mask layout of a highspeed 16-bit summation adder to be integrated into the Digital Image Synthesizer (DIS) Application Specific Integrated Circuit ...