Naval Postgraduate School
A comparison of buffer strip and non-buffer strip joint designs
comparisonofbuff00gill.pdf (8.702Mb)Abstract
Buffer strip and non-buffer strip bolted wing skin type joints made from NARMCO 5208/T300 graphite-epoxy material were designed, and the excess bearing capacity and weight of these joints were calculated for a wide range of laminate compositions, bolt hole sizes, and number of bolt holes. Design load conditions representative of an advanced fighter type aircraft were chosen. Joint designs were arbitrarily restrained by assumed manufacturing conditions, assumed interface conditions, and imposed laminate composition restrictions. Charts were prepared from which relative joint efficiencies could be determined but no attempt was made to analyze the effect of the arbitrary design restrictions. The advantages and penalties for buffer strip design were discussed and recommendations for future studies were made.
Description
Approved for public release; distribution is unlimited
Collections
Related items
Showing items related by title, author, creator and subject.
-
Automatic Clock Synchronization and Distribution Circuit for Counter Clock Flow Pipelined Systems
(The United States of America as represented by the Secretary of the Navy, Washington, DC (US), 2009-12-01);A clock synchronization buffer for a counter clock flow pipelined circuit including a cascade of processing modules that receive data from a previous module and provide output results to a following module. The clock ... -
Storage problems when demand is "all or nothing"
(Monterey, California. Naval Postgraduate School, 1979-03); NPS55-79-07An inventory of physical goods or storage space (in a communications system buffer, for instance) often experiences 'all or nothing' demand: if a demand of random size D can be immediately and entirely filled from stock ... -
Transistor sizing in the design of high-speed CMOS super buffers
(1988);An algorithm for sizing transistors for static Complementary-symmetry Metal-Oxide-Semiconductor (CMOS) integrated circuit logic design using silicon gate enhancement mode Field-Effect Transistors (FET) is derived and ...
