Shift and scale invariant preprocessor.
Huston, Norman E., Jr.
Hamming, Richard W.
MetadataShow full item record
A preprocessor is designed to extract a set of features that enhance natural clustering by removing extraneous information. The design rerroves time shift and scale dependence by taking advantage of invariant properties of a Fourier transform followed by a Mellin transform. The preprocessor is realized using an FFT and a Mellin transform with a conventional error correction term. The error term proves to be indeterminate, but the error's bound is identified as the envelope for Mellin correction terms. Properties of the Mellin transform are employed to modify the signal so that the error correcting is no longer required. The resulting algorithms are tested with variously scaled inputs for which closed form solutions are known. With a verified modification in place, the preprocessor produces features that are invariant to shifting and scaling, while retaining enough information to classify canonic shapes, A method of improving performance is introduced.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Brahosky, Vance A. (Monterey, California. Naval Postgraduate School, 1992-06);This thesis examines the combination of three algorithms: Graph Theoretic Tracker (GTT), Hough Transform, and Heuristic Search to enhance the detection of spectral tracks of underwater targets in LOFARGRAMS. Previous studies ...
Kim, Kang Suk (Monterey, California. Naval Postgraduate School, 2002-12);Spectral Imagery provides multi-dimensional data, which are difficult to display in standard three-color image formats. Tyo, et al. (2001) propose an invariant display strategy to address this problem. This approach is to ...
Hart, Troy L. (Monterey, California. Naval Postgraduate School, 1996-06);This thesis provides a complete numerical analysis of a complementary metal oxide semiconductor (CMOS) analog folding circuit architecture, which is comprised of a number of parallel folding stages connected to an output ...