The RISC architecture and computer performance evaluation
Barros, Manuel Filipe Pedrosa de
Rigas, Harriett B.
MetadataShow full item record
A definition of Reduced Instruction Set Computers is developed. A computer performance model which allows the evaluation of architectural alternatives is presented. An example on the use of the model to compute the performance alternatives for a given application is presented to study the effect of the addition of an instruction to. a processor instruction set.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Bang, H.; Agrawal, B.N. (1994);A new approach for spacecraft maneuver based upon constraint dynamics and tracking control laws is presented in this paper. For high precision pointing requirement on spacecraft maneuver, a desired trajectory is prescribed ...
H. Chen; Agrawal, B.N. (2002);The low-frequency flexible modes of solar arrays on spacecraft are excited by the minimum-time bang-bang control during a slew maneuver. These flexible modes limit the control bandwidth and degrade the pointing error at ...
A Software-based network infrastructure for mobile ad hoc data networking in support of small tactical units using the SINCGARS radio Brand, Steven R. (Monterey, California. Naval Postgraduate School, 2006-03);Currently, there is no infrastructure in place to provide data networking capabilities to ground-based tactical units below the battalion level. Legacy, voice-centric radios, organic to these units, possesses no inherent ...