A serial bus architecture for parallel processing systems.
serialbusarchite00dela.pdf (4.116Mb)Abstract
One of the most serious deterrants to the development of multiple processor
architectures has been the problem of providing adequate communication between the
discrete processing elements. This paper examines two communications-based
constraints.
The first constraint is related to the physical structure of the VLSI chip. The
wider the communication path the more pins are needed to effect the data transfer. As
Integrated Circuits grow in computational power, more communication capacity is
needed, pushing designs closer to the pin limitations of the packaging technology.
The second constraint, somewhat related to the first, is the limited speed with
which data can be transmitted via internal channels. Typical speeds one can achieve
on a single wire are on the order of 1 Gbps. The recent development of an
Optoelectronic Multiplexer may allow VLSI chips to communicate at rates up to 7
Gbps. An architecture for a parallel processing computer which takes advantage of
this new capability is presented. The feasibility of a single-chip parallel-processor
based on the Optoelectronic Multiplexer is examined by projecting current trends in
processor speed, power, and transistor count into estimates of throughput for a
multi-processor IC.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
The ballistics processor of a multiple processor airborne tactical system
(Monterey, California. Naval Postgraduate School, 1975);This thesis developed the ballistics processor of a multiple processor airborne tactical system. The multiple processor system consisted of three INTEL-8080 microcomputers: the executive processor, the navigational ... -
Adaptation of a fault–tolerant FPGA–based launch sequencer as a CubeSat payload processor
(Monterey, California: Naval Postgraduate School, 2014-06);The purpose of this thesis is to design and test a fault–tolerant reduced instruction set computer processor running a subset of the multiprocessor without interlocked pipelined stages instruction set. This processor is ... -
Implementation of a configurable fault tolerant processor (CFTP)
(Monterey, California. Naval Postgraduate School, 2003);The space environment has unique hazards that force electronic systems designers to use different techniques to build their systems. Radiation can cause Single Event Upsets (SEUs) which can cause state changes in satellite ...
