Naval Postgraduate School
A pad router for the Monterey Silicon Compiler
padrouterformont00rexa.pdf (8.663Mb)Abstract
A two layer pad router is developed for the Monterey Silicon Compiler. Features include an improved pad placement routine that extracts information from the internal layout to minimize chip area and wiring lengths, and a track allocation algorithm that minimizes the use of polysilicon during net layout. The router's performance was compared to that of the MacPitt's Silicon Compiler with four distinct circuits. The Monterey pad router layouts were 5% to 25% faster, and 10% to 15% smaller than those produced by MacPitts. Keywords: VLSI design, MacPitts, Silicon compiler, CAD Tools, Pad router, Pad placement, Router, Theses. (kt)
Collections
Related items
Showing items related by title, author, creator and subject.
-
Prototyping of an active and lightweight router
(Monterey, California. Naval Postgraduate School, 1999-03-01);A new network management system named Server and Agent based Active Management (SAAM) has been proposed. SAAM can locate and fix network problems much more quickly than today's systems. Stand-alone routers are used in ... -
The many facets of Internet topology and traffic
(American Institute of Mathematical Sciences, 2006-12);The Internet's layered architecture and organizational structure give rise to a number of different topologies, with the lower layers defining more physical and the higher layers more virtual/logical types of connectivity ... -
The Impact of Router Outages on the AS-level Internet
(ACM, 2017-08-21);We propose and evaluate a new metric for understanding the dependence of the AS-level Internet on individual routers. Whereas prior work uses large volumes of reachability probes to infer outages, we design an efficient ...
