A pad router for the Monterey Silicon Compiler
Rexach, Carlos Francisco.
Kirk, Donald E.
MetadataShow full item record
A two layer pad router is developed for the Monterey Silicon Compiler. Features include an improved pad placement routine that extracts information from the internal layout to minimize chip area and wiring lengths, and a track allocation algorithm that minimizes the use of polysilicon during net layout. The router's performance was compared to that of the MacPitt's Silicon Compiler with four distinct circuits. The Monterey pad router layouts were 5% to 25% faster, and 10% to 15% smaller than those produced by MacPitts. Keywords: VLSI design, MacPitts, Silicon compiler, CAD Tools, Pad router, Pad placement, Router, Theses. (kt)
Showing items related by title, author, creator and subject.
Erdogan, Ridvan (Monterey, California. Naval Postgraduate School, 1996-09);The major problems addressed by this thesis research are how to implement multicast over the Monterey BayNet to enable live audio/video for distance learning, how to safely integrate regional Frame Relay multicast with the ...
Kaplan, Namik (Monterey, California. Naval Postgraduate School, 1999-03-01);A new network management system named Server and Agent based Active Management (SAAM) has been proposed. SAAM can locate and fix network problems much more quickly than today's systems. Stand-alone routers are used in ...
Altinkaya, Mustafa (Monterey, California. Naval Postgraduate School, 2000);In Server and Agent Based Active Network Management (SAAM) architecture, a server will make routing and other important decisions on behalf of the routers in its region. In order to make the right decisions and to support ...