Transistor sizing in the design of high-speed CMOS super buffers
Steele, Gordon R.
Kirk, Donald E.
Loomis, Herschel H.
MetadataShow full item record
An algorithm for sizing transistors for static Complementary-symmetry Metal-Oxide-Semiconductor (CMOS) integrated circuit logic design using silicon gate enhancement mode Field-Effect Transistors (FET) is derived and implemented in software. The algorithm is applied to the mask level hardware design of a three micron minimum feature size p well high-speed super buffer. A software representation of the super buffer can be used for the automated design of custom Very-Large-Scale Integrated (VLSI) circuits. Keywords: MacPITTS; Silicon compiler; CMOS; VLSI; Super buffer; Transistor sizing; and High-Speed CMOS. (rh)
Showing items related by title, author, creator and subject.
Wonnacott, W. Mark (Monterey, California. Naval Postgraduate School, 1997-09);This thesis presents several computer models used in the design and analysis of a Hit-to-Kill Rocket Guidance Kit (HRGK). The HRGK proposed as an inexpensive add on kit has the potential of converting unguided 2.75" diameter ...
Carson, John W. III (2000);The Civil Engineering Corps and the Naval Facilities Engineering Command has the distinct honor and challenge to oversee all facilities management functions from design and contract, to construction, to maintenance and ...
Burris, Stephen A. (Monterey, California. Naval Postgraduate School, 1994-03);This thesis defined a fundamental approach for aircraft wingbox design appropriate for an introductory course in aiicraft structures based upon material strength and stiffness requirements. The ...