Transistor sizing in the design of high-speed CMOS super buffers
Steele, Gordon R.
Kirk, Donald E.
Loomis, Herschel H.
MetadataShow full item record
An algorithm for sizing transistors for static Complementary-symmetry Metal-Oxide-Semiconductor (CMOS) integrated circuit logic design using silicon gate enhancement mode Field-Effect Transistors (FET) is derived and implemented in software. The algorithm is applied to the mask level hardware design of a three micron minimum feature size p well high-speed super buffer. A software representation of the super buffer can be used for the automated design of custom Very-Large-Scale Integrated (VLSI) circuits. Keywords: MacPITTS; Silicon compiler; CMOS; VLSI; Super buffer; Transistor sizing; and High-Speed CMOS. (rh)
Showing items related by title, author, creator and subject.
Zyda, Michael J. (Monterey, California. Naval Postgraduate School, 1984-09); NPS-52-84-013We present in this study the architectural specification and feasibility determination for a real-time contour display generator. We begin by examining a recently reported, highly decomposable algorithm for contour surface ...
Chen, H.; Bishop, R.; Agrawal, B.N. (2003);This paper presents the recent implementation of pointing and vibration isolation techniques on hexapods at the Spacecraft Research and Design Center (SRDC) of Naval Postgraduate School (NPS). The center has two hexapod ...
Royset, J.O.; Polak, E. (Elsevier Ltd., 2004);An algorithm for reliability-based optimal design is developed using sampling techniques for estimating the failure probability. The algorithm applies a new method for sensitivity calculations of the failure probability. ...