An investigation of memory latency reduction using an address prediction buffer
Billingsley, Arthur Brooks, Jr.
MetadataShow full item record
Developing memory systems to support high speed processes is a major challenge to computers architects. Cache memories can improve system performance but the latency of main memory remains a major penalty for a cache-miss. A novel approach to improve systems performance is the use of a memory prediction buffer. The memory prediction buffer (MPB) is inserted between the cache and main memory. The MPB predicts the next cache-miss address and pre-fetches the data. The use of an MPB in a computer system is shown to decrease main memory latency and increase system performance.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Aguilar F., Max E. (Monterey, California. Naval Postgraduate School, 1995-03);The objective of this research work was to evaluate and test the Read Prediction Buffer integrated circuit (IC). This IC attempts to decrease main- memory latency by predicting the next data cache read miss address and ...
Predictive Read Cache Memories for Reducing Primary Cache Miss Latency in Embedded Microprocessor Systems Fouts, Douglas Jai (The United States of America as represented by the Secretary of the Navy, Washington, DC (US), 2000-04-04);A predictive read cache reduces primary cache miss latency in a microprocessor system that includes a microprocessor, a main memory and a primary cache memory connected between the main memory and the microprocessor via ...
Ҫamligüney, Altay (1996-09);Memory subsystem bandwidth and latency are two major problems for modern computer architectures because memory speed should grow linearly with central processing unit (CPU) speed to maintain balanced system performance. ...