The design and implementation of a read prediction buffer
Nowicki, Gary Joseph
Fouts, Douglas J.
Loomis, Herschel H., Jr.
MetadataShow full item record
Cache memories, which are the level of memory between the CPU and the main memory, hold small amounts of data and instructions, and allow the CPU to access the contents in them very quickly. This significantly reduces the read access time for the CPU if the required information is available in the cache. However, caches are small and can only hold the most commonly used data and instructions required by the CPU. When information requested does not appear in the cache, a "cache miss" occurs and the CPU must fetch the required data from the main memory. The Read Protection Buffer reduces this time=costly read access by attempting to predict the possible miss address, and pre-fetch the read data.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Thompson, Steven K. (Monterey, California: Naval Postgraduate School, 2017-06);The ability for Marines to access Global Combat Support System-Marine Corps (GCSS-MC) through mobile devices such as tablets and smart phones would greatly improve their productivity. Mobile device access to GCSS-MC would ...
Carter, Joey C. (Monterey, California. Naval Postgraduate School, 2012-09);Currently, there are no secure access control methods of controlling restricted material access on a mobile device using context-based authentication methods. Simple challenge/response protocols do not provide the security ...
Securing the Dissemination of Emergency Response Data with an Integrated Hardware-Software Architecture shifflet (ACM/IEEE, Springer-Verlag, 2009-04-01);During many crises, access to sensitive emergency-support information is required to save lives and property. For example, for effective evacuations first responders need the names and addresses of non-ambulatory residents. ...