Video-text processing by using Motorola 68020 CPU and its environment
Hekimoglu, M. Kadri
Terman, Frederick W.
MetadataShow full item record
The objective of this thesis is to design a small, stand-alone microcomputer using the MC68020 CPU and its environment. It is dedicated to one of the most common jobs of microcomputers: "Video text generation". therefore it is named "VTG (Video-Test Generator). VTG consists of a CPU (MC68020), CRT Controller (MC6845), and DUART (MC68681). The CRT Controller processes and generates the NTSC standard video-synchronization and video-text signals. The DUART accomplished asynchronous serial communication with the Keyboard unit and allows for the parallel communications via its parallel port, with peripherals. The VTG has four 32 KBK of RAM for main memory and one 16 KB of RAM of the CRT Controller Refresh Memory. The system software and the initialization routine is saved in 32 KB of ROM. Memory management and the generation of chip control signals are accomplished by two PALs (Programmable Logic Arrays) and two EPLDs (Erasable Programmable Logic Device). The CPU, PALs, EPLDs, and Memory chips in the VTG work at a speed of 8 MHz, while the CRT Controller works at 2 MHz. In addition, the systems has a "Video Synchronization and Multiplexing Unit" which make it possible to synchronize the VTG's video-text signal with an external video signal. Accomplishing this, the system can place its text information into any NTSC standard video picture. To perform these jobs, the system does not need another microcomputer or aid. It can work as a stand-alone system. In this thesis, the whole VTG system has been designed and implemented. Each PAL and EPLD was tested with a Logic Analyzer. Proper simulations were performed and observed to work properly, as they were programmed.
RightsCopyright is reserved by the copyright owner
Showing items related by title, author, creator and subject.
Designing a virtual-memory implementation using the Motorola MC68010 16 bit microprocessor with multi-processor capability interfaced to the VMEbus Sendek, David M. (Monterey, California: Naval Postgraduate School, 1990-06);The primary purpose of this thesis is to explore and discuss the hardware design of a bus-oriented microprocessor system. A bus-oriented microprocessor system permits it to be expanded to a multi-processor system. Through ...
Song, G.; Kelly, B.; Agrawal, B.N. (1999);This paper presents the design and experiment results of active position control of a shape memory alloy (SMA) wires actuated composite beam. The composite beam is honeycomb structured with shape memory alloy wires embedded ...
Bernstein, Raymond F. (Monterey, California. Naval Postgraduate School, 1995-12);This work describes a scaleable, high performance, pipelined, vector processor architecture. Special emphasis is placed on performing fast Fourier transforms with mixed-radix butterfly operations. The initial motivation ...