Naval Postgraduate School
A fault-tolerant software algorithm for a network of transputers
faulttolerantsof00bena.pdf (3.209Mb)Abstract
This thesis presents a software algorithm that resends work packages to processors when one or more of the worker processors fails or when the link with one or more processors fails. There are two resend criteria used in this algorithm: "resend at end of initial assignment" and "resend at time out". The work, divided into several packages in order to run on several processors in parallel, will be completed as long as at least one work processor remains working and communicating with the main processor. This algorithm could add some fault-tolerance to computer processing in embedded systems.
Description
Approved for public release; distribution is unlimited
Collections
Related items
Showing items related by title, author, creator and subject.
-
The ballistics processor of a multiple processor airborne tactical system.
(Monterey, California. Naval Postgraduate School, 1975-06);This thesis developed the ballistics processor of a multiple processor airborne tactical system. The multiple processor system consisted of three INTEL-8080 microcomputers: the executive processor, the navigational ... -
Using Commercial Off the Shelf (COTS) Digital Signal Processors (DSP) for reliable space based Digital Signal Processing
(2001-03);A radiation tolerant testbed was designed using a Commercial-Off-the- Self Digital Signal Processor and presented to prove the concept of Triple Modular Redundant (TMR) processors in order to make a COTS DSP radiation ... -
Adaptation of a fault–tolerant FPGA–based launch sequencer as a CubeSat payload processor
(Monterey, California: Naval Postgraduate School, 2014-06);The purpose of this thesis is to design and test a fault–tolerant reduced instruction set computer processor running a subset of the multiprocessor without interlocked pipelined stages instruction set. This processor is ...
