Implementation of residue code as a design for testability strategy using GENESIL Silicon Compiler
Lawson, John Ernest
Loomis, Herschel H., Jr.
MetadataShow full item record
This thesis describes the need for including design for testability in a VLSI chip design and provides information on implementing a DFT strategy using the GENESIL Silicon compiler. Two structured techniques of design for testability, Scan Design and Built-in Self Test, are discussed. Also, the methodology used to implement the residue code with GENESIL for testing the multiply-add module of a second-order Infinite Impulse Response notch filter is presented. The cost, in terms of increased hardware and decreased performance, associated with implementing the residue code is examined by comparing modulo-3 and modulo-15 checking algorithms.
Approved for public release; distribution is unlimited.
Showing items related by title, author, creator and subject.
Shimeall, Timothy; Friedman, Michael; Chilenski, John; Voas, Jeffrey (1994);The field of testability is an active, well-established part of engineering of modern computer systems. However, only recently have technologies for software testability began to be developed. These technologies focus ...
A methodology for producing and testing a Genesil Silicon Compiler designed VLSI chip which incorporates Design for Testability Pooler, Brian Lee (Monterey, California: Naval Postgraduate School, 1990-09);Testability issues concerning the need for including Design for Testability (DFT) techniques in VLSI (Very Large Scale Integration) designs are discussed. Types of fault models, the use of fault simulation and the DFT ...
Davidson, John Carl (Monterey, California. Naval Postgraduate School, 1989-03);Design for Testability (DFT) is receiving major emphasis in the very large scale integration design field due to increasing circuit complexity. The utility of the silicon compiler and its value to a system designer without ...