Design of a pipelined multiplier using a Silicon Compiler
Huber, Ronald Scott
Loomis, Herschel H.
MetadataShow full item record
This thesis describes the design methodology and the process of employing the GENESIL Silicon Compiler (GSC)(Version 7.1) in the layout of a pipelined multiplier, in 1.5 micron CMOS technology, using a parallel multiplier cell array. Additionally, background material on the theory of multiplication, as well as the concept and theory of pipelining are presented. The results revealed two practical limits of the GSC system which precluded achieving the high component density made possible by full custom manual CAD methods using graphic layout tools. Although the GSC system did not perform as desired in this study, it offers a viable alternative to the labor intensive, full custom, Very Large Scale Integration graphic layout tools in use today.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Yoho, Keenan; Simmon, Solon J. (2012);The emergence of supply chain as a growing area of research has generated a renewed interest in theory and theory-making within the field of operations management. This interest is the result of the parallel advances in ...
Yale, G.; Agrawal, B.N. (1994);This paper concerns the cooperative control of multiple manipulators attached to the same base as they reposition a common payload. The theory is easily applied to inertially based problems as well as space based free-floating ...
Kantemnidis, Dimitrios (Monterey, California: Naval Postgraduate School, 2016-12);Employing a theory from the natural sciences to analyze a topic of social sciences is a procedure that can benefit decision makers, who can avoid mistakes by testing their decisions with the help of mathematical models. ...