A microprocessor interface for the NM24CF04 serial-access ferroelectric memory.
Gonter, Thomas C.
Fouts, Douglas J.
MetadataShow full item record
The goal of this study was to demonstrate the feasibility of utilizing ferroelectric memory as a portion of main microprocessor memory. An interface between National Semiconductor's NM24CF04, a nonvolatile, serial-access, ferroelectric memory device, and Intel's 8086 microprocessor was designed and implemented. This thesis discusses the architectural and implementation problems that arise when installing this ferroelectric memory device as a portion of main memory. The actions of the interface are detailed to explain the control and timing requirements necessary to effectively perform write and read operations on the NM24CF04.
Showing items related by title, author, creator and subject.
Dickerson, James H. (Monterey, California. Naval Postgraduate School, 1994-03);The goal of this research project was to design a VLSI implementation of the required digital circuitry to utilize ferroelectric memory as a portion of main microprocessor memory. An interface between National Semiconductor's ...
A study on the effectiveness of lockup-free caches for a Reduced Instruction Set Computer (RISC) processor Tharpe, Leonard. (Monterey, California. Naval Postgraduate School, 1992-09);This thesis presents a simulation and analysis of the Reduced Instruction Set Computer (RISC) architecture and the effects on RISC performance of a lockup-free cache interface. RISC architectures achieve high performance ...
The activation and testing of the network CODASYL-DML interface of the M_x001B_p2_x001B_sDBMS using the EWIR database Werre, Timothy J.; Diehl, Barry A. (Monterey, California. Naval Postgraduate School, 1996-06);The Electronic Warfare Integrated Reprogramming Database (EWIRDB) is the primary Department of Defense source for technical parametric performance data on non-communications emitters. A problem of the EWIRDB is that the ...