SACS : a cache simulator incorporating timing analysis with buffer and memory management
Smith, William G.
Fouts, Douglas J.
Zaky, Amr M.
MetadataShow full item record
SACS is a cache simulator that provides the user with a wide range of timing information, in addition to providing typical information such as hit and miss rates. The SACS model includes read and write buffers, main memory, and cache memory. In addition. SACS supports a number of buffer and data forwarding policies, as well as the traditional block replacement, write. and write miss policies. SACS also includes a self-testing mode which can be used to debug the program after source-code modification
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Song, G.; Kelly, B.; Agrawal, B.N. (1999);This paper presents the design and experiment results of active position control of a shape memory alloy (SMA) wires actuated composite beam. The composite beam is honeycomb structured with shape memory alloy wires embedded ...
Designing a virtual-memory implementation using the Motorola MC68010 16 bit microprocessor with multi-processor capability interfaced to the VMEbus Sendek, David M. (Monterey, California: Naval Postgraduate School, 1990-06);The primary purpose of this thesis is to explore and discuss the hardware design of a bus-oriented microprocessor system. A bus-oriented microprocessor system permits it to be expanded to a multi-processor system. Through ...
Bernstein, Raymond F. (Monterey, California. Naval Postgraduate School, 1995-12);This work describes a scaleable, high performance, pipelined, vector processor architecture. Special emphasis is placed on performing fast Fourier transforms with mixed-radix butterfly operations. The initial motivation ...