VLSI design for pipelined FFT processors
Stuart, David Charles
Loomis, Herschel H.
Cotton, Mitchell L.
MetadataShow full item record
A system of custom cell building blocks utilizing scaleable CMOS technology is decribed. The cells are design to support the high speed, pipelined addition, subtraction, and multiplication operations neccessary in a cyclic spectral analyser or other applications involving the FFT. The cells are structured in such a manner as to permit a designer to tailor the bit-length of the operations and the number of pipline stages used. Both fixed and floating operations are supported by the system. The size and performance characteristics of devices produced using the cells are compared with previously produced Genesil Silicon Complier pipelined desings. The appendix contains designs of 16-bit mantissa, 12-bit exponent floating point multiplier and adder produced from the standard cells. If fabricated in 1.2(symbol) feature size technology, the theoretical maximum clock speed and throughput rate is 102 MHz with an asymmetric clock and 61 MHz using a symmetric clock waveform. Devices with clock speeds up to 178 MHz are possible if the number of logic cells between a pipeline stage is reduced to one
Showing items related by title, author, creator and subject.
Unmanned Aerial Systems Traffic Management (UTM): Safely Enabling UAS Operations in Low-Altitude Airspace Rios, Joseph (2016-05);Currently, there is no established infrastructure to enable and safely manage the widespread use of low-altitude airspace and UAS flight operations. Given this, and understanding that the FAA faces a mandate to modernize ...
Application of the robust symmetrical number system to high resolution direction finding interferometry Wickersham, David J. (Monterey, California. Naval Postgraduate School, 2000-03);To reduce the number of phase sampling comparators in a direction finding (DF) interferometer antenna, a new array based on a robust symmetrical number system (RSNS) is described. The RSNS is used to decompose the spatial ...
Ekici, Ali (Monterey, California. Naval Postgraduate School, 1984-06);This thesis describes the design and analysis of an access control mechanism for a multi-backend database system (MDBS). MDBS utilizes a minicomputer as the controller and a number of minicomputers and their disk systems ...