Analog preprocessing in a SNS 2 [mu] low-noise CMOS folding ADC
94Dec_Carr.pdf (3.320Mb)Abstract
Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The symmetrical number system (SNS) can be used to preprocess the analog input signal, reducing the number of comparators and thus reducing the chip area and power consumption of the ADC. This thesis examines a Very Large Scale Integrated (VLSI) design for a folding circuit for a SNS analog preprocessing architecture in a 9-bit folding ADC with a total of 23 comparators. The analog folding circuit layout uses the Orbit 2 micrometers CMOS N-well double-metal, double- poly low-noise analog process. The effects of Spice level 2 parameter tolerances during fabrication on the operation of the folding circuit are investigated numerically. The frequency response of the circuit is also quantified. An Application Specific Integrated Circuit (ASIC) is designed.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
High Resolution Encoding Circuit and Process for Analog to Digital Conversion
(The United States of America as represented by the Secretary of the Navy, Washington, DC (US), 1997);An analog-to-digital converter in which an analog input signal is folded by a plurality of folding circuits whose moduli, and hence half folding periods, are mutually prime with respect to one another. Each folding circuit ... -
Decimation of encoding errors in an optimum SNS 2 [mu] low-noise CMOS ADC
(Monterey, California. Naval Postgraduate School, 1995);Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The ... -
Photonic analog-to-digital converters preprocessing using the robust symmetrical number system for direct digitization of antenna signals
(Monterey, California. Naval Postgraduate School, 2010);The need to realize pervasive battlespace awareness is placing an increasing demand on the bandwidth and resolution performance of modern sensors, communication receivers and electronic warfare. Fundamental to realizing ...
