Introduction of a current waveform, waveshaping technique to limit conduction loss in high-frequency dc-dc converters suitable for space power

Download
Author
Miller, Douglas P.
Date
1990-06Advisor
Ewing, Gerald D.
Second Reader
Michael, Sherif
Metadata
Show full item recordAbstract
Space power supply manufacturers have tried to increase power density and construct smaller, highly efficient power supplies by increasing switching frequency. Incorporation of a power MOSFET as a switching element alleviates switching loss. However, values of R sub DS(on) (drain-to-source resistance in the on-state) for MOSFET's are of such magnitude to produce greater on-state losses than an equivalent BJT operated in saturation. This research serves to introduce a design concept, pertinent to low-voltage relatively-high-current applications, that minimizes the peak current through the switching element in order to reduce average power loss. Basic waveforms produced by different PWM and resonant mode topologies were examined. Theoretical analysis reveals that a ramp-sine current waveform could cut conduction power loss by at least 18% over a conventional Buck switching converter. A 14V, 14W combination quasi-resonant Buck/ZCS, Quasi-Resonant Buck dc-dc converter with an unregulated input voltage of 28 V was built for simplicity to demonstrate one particular waveshaping technique. This converter represents a useful example of an actual circuit which is capable of producing the desired ramp-sine switch-current waveform. Final results confirm improvement in conduction loss enhancing existing power MOSFET technology for use in dc-dc power conversion.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
Variable-frequency pulse-width-modulation for zero-voltage switching in a boost DC-DC regulator
Hunter, Daniel Scott (Monterey, California. Naval Postgraduate School, 1990-03);A technique for operating a pulse-width-modulated (PWM) dc-dc regulator in the boost mode while switching the MOSFET when the drain-to-source potential is near zero volts was developed and is described in this thesis. This ... -
The closed-loop control of a three-phase inverter using a DSPACE DS1102 DSP board
Frasz, Derek P. (Monterey, California. Naval Postgraduate School, 1998-12);Due to enhanced reliability, reductions in cost, and ease of maintenance, the U.S. Navy has decided to shift from radial electrical distribution to DC zonal distribution for shipboard use. Correspondingly, the construction ... -
Framework for a Link Layer Packet Filtering (LLPF) security protocol
Darroca, Gregorio G. (Monterey, California. Naval Postgraduate School, 1998-09);Transport Layer (OSI Layer 3) switching and routing provides routing flexibility but not high throughput. Link layer (OSI Layer 2) switching provides high throughput but not the routing flexibility needed to manage topology ...