Node to processor allocation for large grain data flow graphs in throughput-critical applications
Cardany, John Paul
Shukla, Shridhar B.
MetadataShow full item record
This thesis describes the issues involved in node allocation for a Large Grain Data Flow (LGDF) model used in Navy signal processing applications. In the model studied, nodes are assigned to processors based on load balancing, communication/computation overlap, and memory module contention. Current models using the Revolving Cylinder (RC) technique for LGDF graph analysis do not adequately address node allocation. Thus, a node to processor allocation component is added to a computer simulator of an LGDF graph model. It is demonstrated that the RC technique, when proper node allocation is taken into account, can improve overall throughput as compared to the First-Come-First- Served (FCFS) technique for high communication/computation costs
Showing items related by title, author, creator and subject.
Jupin, Harry Andrew (Monterey, California. Naval Postgraduate School, 1975-06);This thesis developed the ballistics processor of a multiple processor airborne tactical system. The multiple processor system consisted of three INTEL-8080 microcomputers: the executive processor, the navigational ...
Using Commercial Off the Shelf (COTS) Digital Signal Processors (DSP) for reliable space based Digital Signal Processing Wukitch, Matthew J. (2001-03);A radiation tolerant testbed was designed using a Commercial-Off-the- Self Digital Signal Processor and presented to prove the concept of Triple Modular Redundant (TMR) processors in order to make a COTS DSP radiation ...
Goff, Jordan K. (Monterey, California: Naval Postgraduate School, 2014-06);The purpose of this thesis is to design and test a fault–tolerant reduced instruction set computer processor running a subset of the multiprocessor without interlocked pipelined stages instruction set. This processor is ...