A VLSI interface for the NM24CF04 serial-access ferroelectric memory
Download
Author
Dickerson, James H.
Date
1994-03Advisor
Fouts, Douglas J.
Second Reader
Lee, Chin-Hwa
Metadata
Show full item recordAbstract
The goal of this research project was to design a VLSI implementation of the required digital circuitry to utilize ferroelectric memory as a portion of main microprocessor memory. An interface between National Semiconductor's NM24CF04, a nunvolatile, serial-access, ferroelectric memory device, and Intel's 8086 microprocessor was designed and implemented using SSI/MSI technology III a previous study. This thesis discusses the redesign of the previously designed circuit for VLSI implementation. The
layout was accomplished using the Magic graphical layout editor and tested using the Esim event driven logic-level simulator.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
Designing a virtual-memory implementation using the Motorola MC68010 16 bit microprocessor with multi-processor capability interfaced to the VMEbus
Sendek, David M. (Monterey, California: Naval Postgraduate School, 1990-06);The primary purpose of this thesis is to explore and discuss the hardware design of a bus-oriented microprocessor system. A bus-oriented microprocessor system permits it to be expanded to a multi-processor system. Through ... -
Active Position Control of a Shape Memory Alloy Wire Actuated Beam
Song, G.; Kelly, B.; Agrawal, B.N. (1999);This paper presents the design and experiment results of active position control of a shape memory alloy (SMA) wires actuated composite beam. The composite beam is honeycomb structured with shape memory alloy wires embedded ... -
A pipelined vector processor and memory architecture for cyclostationary processing
Bernstein, Raymond F. (Monterey, California. Naval Postgraduate School, 1995-12);This work describes a scaleable, high performance, pipelined, vector processor architecture. Special emphasis is placed on performing fast Fourier transforms with mixed-radix butterfly operations. The initial motivation ...