Simulation and analysis of predictive read cache performance
Miller, Robert W.
Fouts, Douglas J.
MetadataShow full item record
Efforts to speed up the memory hierarchy have failed to keep up with the rapid increase in microprocessor performance. The use of first-level and second-level caches has become common in an effort to minimize this speed discrepancy. One potential method to overcome the speed problem while using much less hardware than a second-level cache, is the predictive read cache. This thesis continues previous efforts in designing and optimizing the predictive read cache. It develops a method to simulate the performance of a memory hierarchy containing a predictive read cache and uses these simulations to determine the most effective architecture of the cache. Using trace data from an Intel 486 processor running the SPEC benchmarks, the simulations demonstrate that a small predictive read cache can give a performance improvement equivalent to a much larger second-level cache. This makes the predictive read cache ideal for systems that are power or chip area limited.
Showing items related by title, author, creator and subject.
Ҫamligüney, Altay (1996-09);Memory subsystem bandwidth and latency are two major problems for modern computer architectures because memory speed should grow linearly with central processing unit (CPU) speed to maintain balanced system performance. ...
Crews, Jeffrey Wiley.; Cummings, Jeffrey William. (Naval Postgraduate School, 1974);The Sixteen Personality Factors Questionnaire (16PF) and the Performance Evaluation Report (PER), two survey devices used by the U. S. Naval Academy were critically evaluated. The hypothesis that personality as measured ...
Lloyd, John R.; Marto, P.J. (Monterey, California. Naval Postgraduate School, 1990-12-31); NPS-ME-90-07The need for efficient and environmentally safe refrigerants is of great concern to the Navy, and is driving them to explore the performance of alternate refrigerants for use in shipboard evaporators. Each time a new ...