Naval Postgraduate School
Dudley Knox Library
NPS Dudley Knox Library
View Item 
  •   Calhoun Home
  • Theses and Dissertations
  • 1. Thesis and Dissertation Collection, all items
  • View Item
  •   Calhoun Home
  • Theses and Dissertations
  • 1. Thesis and Dissertation Collection, all items
  • View Item
  • How to search in Calhoun
  • My Accounts
  • Ask a Librarian
JavaScript is disabled for your browser. Some features of this site may not work without it.

Browse

All of CalhounCollectionsThis Collection

My Account

LoginRegister

Statistics

Most Popular ItemsStatistics by CountryMost Popular Authors

Analysis and design of CMOS voltage-folding circuits and their use in high speed ADCS

Thumbnail
Download
Icon96Jun_Hart_Troy.pdf (3.290Mb)
Download Record
Download to EndNote/RefMan (RIS)
Download to BibTex
Author
Hart, Troy L.
Date
1996-06
Advisor
Pace, Phillip
Metadata
Show full item record
Abstract
This thesis provides a complete numerical analysis of a complementary metal oxide semiconductor (CMOS) analog folding circuit architecture, which is comprised of a number of parallel folding stages connected to an output stage. The bias point (reference voltage at which input signal is to be folded) and differential input responses are determined analytically. Current source requirements are also determined to ensure that the transistors remain in saturation. Using the analysis, a design process for implementing the folding circuit as a preprocessor for an analog to digital converter (ADC) is developed. A folding circuit preprocessor for a 6-bit optimum symmetrical number system (SNS) ADC is designed using this process. The designed circuit output is numerically analyzed and compared with HSPICE simulation results to verify the design process. Transfer function results are evaluated numerically to examine the preprocessor performance. Decimation bands are utilized within the ADC to eliminate coding errors. The effects of fabrication process tolerances, which alter the metal oxide semiconductor field effect transistor (MOSFET) parameters used in the analysis and design of the circuit, are quantified using a four corner approach.
Description
Electrical Engineering
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
URI
http://hdl.handle.net/10945/32083
Collections
  • 1. Thesis and Dissertation Collection, all items

Related items

Showing items related by title, author, creator and subject.

  • Thumbnail

    Analog preprocessing in a SNS 2 [mu] low-noise CMOS folding ADC 

    Carr, Richard D. (Monterey, California. Naval Postgraduate School, 1994-12);
    Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The ...
  • Thumbnail

    The performance characteristics of an electrooptic SNS analog to digital converter 

    Yamakoshi, Hiromichi (Monterey, California. Naval Postgraduate School, 1995-06);
    High speed data conversion is required to conduct digital signal processing on wideband analog waveform. This thesis explores the performance characteristics of a high speed optical analog to digital technique. This technique ...
  • Icon

    The impact on mission readiness of Trident on-board-repair-parts inventory reductions 

    Wolfe, Scott. (Monterey, California. Naval Postgraduate School, 1995-03);
    High speed data conversion is required to conduct digital signal processing on wideband analog waveform. This thesis explores the performance characteristics of a high speed optical analog to digital technique. This technique ...
NPS Dudley Knox LibraryDUDLEY KNOX LIBRARY
Feedback

411 Dyer Rd. Bldg. 339
Monterey, CA 93943
circdesk@nps.edu
(831) 656-2947
DSN 756-2947

    Federal Depository Library      


Start Your Research

Research Guides
Academic Writing
Ask a Librarian
Copyright at NPS
Graduate Writing Center
How to Cite
Library Liaisons
Research Tools
Thesis Processing Office

Find & Download

Databases List
Articles, Books & More
NPS Theses
NPS Faculty Publications: Calhoun
Journal Titles
Course Reserves

Use the Library

My Accounts
Request Article or Book
Borrow, Renew, Return
Tech Help
Remote Access
Workshops & Tours

For Faculty & Researchers
For International Students
For Alumni

Print, Copy, Scan, Fax
Rooms & Study Spaces
Floor Map
Computers & Software
Adapters, Lockers & More

Collections

NPS Archive: Calhoun
Restricted Resources
Special Collections & Archives
Federal Depository
Homeland Security Digital Library

About

Hours
Library Staff
About Us
Special Exhibits
Policies
Our Affiliates
Visit Us

NPS-Licensed Resources—Terms & Conditions
Copyright Notice

Naval Postgraduate School

Naval Postgraduate School
1 University Circle, Monterey, CA 93943
Driving Directions | Campus Map

This is an official U.S. Navy Website |  Please read our Privacy Policy Notice  |  FOIA |  Section 508 |  No FEAR Act |  Whistleblower Protection |  Copyright and Accessibility |  Contact Webmaster

Export search results

The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

A logged-in user can export up to 15000 items. If you're not logged in, you can export no more than 500 items.

To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.