Planarity in ROMDD's of multiple-valued symmetric functions
Nowlin, Jeffrey L.
Butler, Jon T.
MetadataShow full item record
An important consideration in the design of digital circuits is delay. A major source of delay in VLSI is interconnect. Crossings among interconnect require via's which cause resistance and additional delay. This thesis focuses on circuit design based on the reduced ordered multiple-valued decision diagram (ROMDD), a graph representation of a logic function. Crossings among edges in the ROMDD result in crossings in the circuit. Thus, ROMDD's without crossings reduce delay. Since symmetric functions are important in the design of logic circuits, they are considered here. It is shown that a multiple-valued symmetric function has a planar ROMDD if and only if it is a pseudo-voting n+r function. Additionally, multiple-valued Fibonacci functions are examined and conditions for planarity in their ROMDD representations are established.
Showing items related by title, author, creator and subject.
Sasao, Tsutomu; Butler, Jon T. (1996);In VLSI, crossings of interconnect occupy space and cause delay. Therefore, there is significant benefit to planar circuits. We propose the use of planar multiple-valued decision diagrams for produce planar multiple-valued ...
HAMLET - An expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays Yurchak, John M.; Butler, Jon T. (1990-05);HAMLET is a CAD tool that translates a user specification of a multiple-valued expression into a layout of a multiple-valued programmable logic array (MVL-PLA) which realizes that expression. It is modular to accommodate ...
Edmondson, Gary Duane (Monterey, California. Naval Postgraduate School, 1974-06);A system has been developed for visually displaying the up-crossings (zero-crossing with positive slope) of a speech acoustic waveform on a storage CRT. Studies of these displays have revealed readily distinguishable ...