Simulation and analysis of Predictive Read Cache (PRC) performance
Fouts, Douglas J.
MetadataShow full item record
Memory subsystem bandwidth and latency are two major problems for modern computer architectures because memory speed should grow linearly with central processing unit (CPU) speed to maintain balanced system performance. However, in recent years, CPU speed has increased much more rapidly than memory speed. One common approach to memory system design, which can provide remarkable speedup, is to use one or more fast cache memories in a hierarchical architecture. The Predictive Read Cache is an alternative to second-level cache memories with its fast, simple and inexpensive design. Previous studies show that a small predictive read cache can give a better performance improvement than a much larger second-level cache for an Intel 486 microprocessor with a very small cost. This thesis continues previous efforts in design and optimization of the predictive read cache. Using address trace data from a SPARCstation 1+ miming Sun-OS and the SPEC benchmarks, the simulations demonstrate that a small predictive read cache can give even better performance improvements than the previous results obtained using 486 trace data. Since SPARC is the most common RISC architecture today, it was of great importance to simulate the PRC by using address traces captured from a SPARC-based platform. The predictive read cache is ideal for embedded systems in space based, weapons- based and portable computing applications that utilize advanced RISC processors.
Showing items related by title, author, creator and subject.
Johnson, Bonnie W. (Monterey, California: Naval Postgraduate SchoolMonterey, California. Naval Postgraduate School, 2019-12); NPS-19-N019-BNaval tactical operations could take a significant leap in progress with the aid of a real-time automated predictive analytics capability that provides predictions of second and third order effects of possible courses of ...
Hayes, William J. (Monterey, California: Naval Postgraduate School, 2015-12);Law enforcement executives and policy makers continuously seek out effective strategies to reduce crime. Reducing crime reduces social harm, improves community resilience, and therefore improves homeland security. Before ...
Miller, Robert W. (Monterey, California. Naval Postgraduate School, 1995-06);Efforts to speed up the memory hierarchy have failed to keep up with the rapid increase in microprocessor performance. The use of first-level and second-level caches has become common in an effort to minimize this speed ...