Architectural development and performance analysis of a primary data cache with read miss address prediction capability
Christensen, Kathryn S.
Douglas J. Fouts
MetadataShow full item record
This work is part of an ongoing effort to bridge the cycle time gap between high speed processing units and low speed main memories through the use of memory hierarchies. Cache memory exploits the principle of locality by providing a small, fast memory between the processor and the main memory. The Predictive Read Cache (PRC) further improves the overall memory hierarchy performance by tracking the data read miss patterns of memory accesses, developing a prediction for the next access and prefetching the data into the faster cache memory. The PRC has been proven to significantly improve system performance when acting as a second level cache. The purpose of this thesis is to simulate the effectiveness of the PRC as a first level cache in the memory hierarchy using the same simulator developed to prove the effectiveness of the PRC as a second level cache.
Showing items related by title, author, creator and subject.
Song, G.; Kelly, B.; Agrawal, B.N. (1999);This paper presents the design and experiment results of active position control of a shape memory alloy (SMA) wires actuated composite beam. The composite beam is honeycomb structured with shape memory alloy wires embedded ...
Song, G.; Kelly, B.; Agrawal, B.N. (2000);This paper presents the design and the experimental result of the active position control of a shape memory alloy (SMA) wire actuated composite beam. The composite beam has a honeycomb structure with SMA wires embedded in ...
Langford, Darryl (Monterey, California. Naval Postgraduate School, 2000-06);This thesis investigates the properties of a software package called HNeT (Holographic/Quantum Neural Technology) which is based on the use of an artificial intelligence tool called Neural Networks. The basis for the ...