Designing a virtual-memory implementation using the Motorola MC68010 16 bit microprocessor with multi-processor capability interfaced to the VMEbus
Sendek, David M.
Abbott, Larry W.
Terman, Fred W.
MetadataShow full item record
The primary purpose of this thesis is to explore and discuss the hardware design of a bus-oriented microprocessor system. A bus-oriented microprocessor system permits it to be expanded to a multi-processor system. Through the use of a bus controller and bus arbiter, as discussed in this thesis, the necessary logic is in place to control bus access by system users. Bus access may be initiated to share another sub-system's resource, such as memory. To accommodate memory sharing between two systems, a dual-port memory controller can be used to resolve memory access between the two systems. This thesis discusses the design of a MC68010 microprocessor system integrated on the VMEbus with dual-ported memory capability. Additional features of the MC68010 microprocessor system include memory-management and interrupt control. The memory-management features permit protected memory and virtual-memory to be implemented on the system, while an interrupt handler is used to assist the MC68010 microprocessor in exception processing.
Approved for public release; distribution unlimited.
Showing items related by title, author, creator and subject.
Predictive Read Cache Memories for Reducing Primary Cache Miss Latency in Embedded Microprocessor Systems Fouts, Douglas Jai (The United States of America as represented by the Secretary of the Navy, Washington, DC (US), 2000-04-04);A predictive read cache reduces primary cache miss latency in a microprocessor system that includes a microprocessor, a main memory and a primary cache memory connected between the main memory and the microprocessor via ...
Jackson, Andrew S. (Monterey, California: Naval Postgraduate School, 2016-03);Space is a harsh environment, full of high-energy radiation that can cause single-event effects (SEE) in orbiting satellites. Some of these effects, such as single-event upsets and single-event functional interrupts, occur ...
Altmisdort, F. Nadir (Monterey, California. Naval Postgraduate School, 1996-09);Efforts to bridge the cycle-time gap between high-end microprocessors and low-speed main memories have led to a hierarchical approach in memory subsystem design. The predictive read cache (PRC) has been developed as an ...