A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors
Author
Valamehr, Jonathan
Huffmire, Ted
Irvine, Cynthia
Kastner, Ryan
Kaya Koc, Cetin
Levin, Timothy
Sherwood, Timothy
Date
2012Metadata
Show full item recordAbstract
3-D integration presents many new opportunities for architects and embedded systems designers. However,
3-D integration has not yet been explored by the cryptographic hardware community. Traditionally, crypto coprocessors
have been implemented as a separate die or by utilizing one or more cores in a chip multiprocessor.
These methods have their drawbacks and limitations in terms of tamper-resistance, side-channel immunity and
performance. In this work we propose a new class of co-processors that are “snapped-on” to the main processor
using 3-D integration, and we investigate their security ramifications. These 3-D co-processors hold many advantages
over previous implementations. This paper begins with an overview of 3-D integration and its prior applications.We
then outline security threat models relevant to crypto co-processors and discuss the advantages and disadvantages
of using a dedicated 3-D crypto co-processor compared to traditional, commodity, off-chip crypto co-processors.
We also discuss the performance improvements that can be gained from using a 3-D approach.
Description
Naccache, D., Ed., Berlin Heidelberg: Springer-Verlag, 2012, vol. 6805, pp. 364-382.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
Acceleration of the implicit-explicit non-hydrostatic unified model of the atmosphere (NUMA) on Manycore processors
Abdi, Daniel S.; Giraldo, Francis X.; Constantinescu, Emil M.; Carr, Lester E., III; Wilcox, Lucas C.; Warburton, Timothy C. (Sage, 2017);We present the acceleration of an IMplicit-EXplicit (IMEX) non-hydrostatic atmospheric model on manycore processors such as GPUs and Intel’s MIC architecture. IMEX time integration methods sidestep the constraint imposed ... -
FIELD PROGRAMMABLE GATE ARRAY HIGH CAPACITY TECHNOLOGY FOR RADAR AND COUNTER-RADAR DRFM SIGNAL PROCESSING
Grubbs, Hawken L. (Monterey, CA; Naval Postgraduate School, 2018-06);Radar systems often use low power, continuous waveform radio frequency (RF) modulations and require high-speed adaptive signal processors to provide the necessary processing gain to detect small radar cross-section targets ... -
Hardware Assistance for Trustworthy Systems Through 3-D-Integration
Valamehr, Jonathan; Tiwari, Mohit; Sherwood, Timothy; Kastner, Ryan (Association for Computing Machinery (ACM), 2010-06-00);Hardware resources are abundant; state-of-the-art processors have over one billion transistors. Yet for a variety of reasons, specialized hardware functions for high assurance processing are seldom (i.e., a couple of ...