Decimation of encoding errors in an optimum SNS 2 [mu] low-noise CMOS ADC
Schafer, Jeffrey L.
Pace, Phillip E.
Fouts, Douglas J.
MetadataShow full item record
Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The symmetrical number system (SNS) can he used to preprocess the analog input signal, reducing the number of comparators and thus reducing the chip area and Power consumption of the ADC. This thesis examines the issue of encoding errors that result when the separate channels m sub i are brought together to derive the input analog voltage. The Very Large Scale Integrated (VLSI) design for the comparators, error checking circuits and Programmable Logic Arrays (PLAs) use the Orbit 2 Micron CMOS N-well double-metal, double-poly fabrication process. Steady state transfer functions are shown which detail encoding errors that occur when the folded input samples lie at one of the code transition Points. To discard the encoding errors that occur, a decimation band is constructed at each transition Point The effectiveness of the decimation band in eliminating the encoding errors and the linearity error is quantified. An Application Specific Integrated Circuit (ASIC) is designed.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Fisher, Adam S. (Monterey California. Naval Postgraduate School, 2005-06);A photonic analog-to-digital converter (ADC) based on a robust symmetrical number system (RSNS) was constructed and tested. The analog signal to be converted is used to amplitude modulate an optical pulse from a laser ...
Carr, Richard D. (Monterey, California. Naval Postgraduate School, 1994-12);Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The ...
Babb, Charles F. (Monterey California. Naval Postgraduate School, 2002-09);This applied research project has designed, simulated, constructed and tested the performance of a processing system for a prototype direction finding antenna. A mixed signal architecture to derive the direction of arrival ...