Show simple item record

dc.contributor.authorKerkhoff, Hans G.
dc.contributor.authorButler, Jon T.
dc.dateJuly 1987
dc.date.accessioned2013-09-03T22:30:02Z
dc.date.available2013-09-03T22:30:02Z
dc.date.issued1987-07
dc.identifier.citationAnalysis of input and output configurations for use in four-valued programmable logic arrays," Proceedings of the IEE-E: Computers and Digital Techniques, Vol. 134, No. 4, pp. 168-176, July 1987
dc.identifier.urihttp://hdl.handle.net/10945/35745
dc.descriptionThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. As such, it is in the public domain, and under the provisions of Title 17, United States Code, Section 105, may not be copyrighted.en_US
dc.descriptionProceedings of the IEE-E: Computers and Digital Techniques, Vol. 134, No. 4, pp. 168-176, July 1987en_US
dc.description.abstractAs in binary, a multiple-valued programmable logic array (PLA) realises a sum-of-products, expression specified by the user. However, in multiple-valued logic, there are many more operations than in binary, and an important question is the choice of operations with provides the greatest number of functions for a given chip area. In this paper, we analyse various PLA configurations using operations realised in the peristaltic multiple-valued CCD technology. We compare a multiple-valued CCD PLA implementation with four other proposed designs and show that there is a significant different in chip area required to realise the same set of functions. The basis of comparison is the set of 4-valued unary functions.en_US
dc.sourcecharge-coupled devicesen_US
dc.titleAnalysis of input and output configurations for use in four-valued programmable logic arraysen_US
dc.typeArticleen_US
dc.contributor.departmentDepartment of Electrical and Computer Engineering
dc.subject.authorlogicen_US
dc.subject.authorcircuit theory and designen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record