The design of current-mode CMOS multiple-valued circuits
Butler, Jon T.
MetadataShow full item record
We propose an algorithm for the design of multiple-valued current-mode CMOS logic (CMCL) circuits that is based on the cost-fable technique. The algorithm is a heuristic search technique AO' algorithm) 1O,ll] applied to an AND_OR tree. it is significantly faster than Exhaustive Search while providing realizations that are almost as good. A new cost-table is also proposed that results in better realizations than obtained with a previous cost-table.
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. As such, it is in the public domain, and under the provisions of Title 17, United States Code, Section 105, may not be copyrighted.Proceedings of the 21st International Symposium on Multiple-Valued Logic, May 1991, pp. 130-138
Showing items related by title, author, creator and subject.
Royset, J.O.; Polak, E. (Elsevier Ltd., 2004);An algorithm for reliability-based optimal design is developed using sampling techniques for estimating the failure probability. The algorithm applies a new method for sensitivity calculations of the failure probability. ...
Zyda, Michael J. (Monterey, California. Naval Postgraduate School, 1984-09); NPS-52-84-013We present in this study the architectural specification and feasibility determination for a real-time contour display generator. We begin by examining a recently reported, highly decomposable algorithm for contour surface ...
Chen, H.; Bishop, R.; Agrawal, B.N. (2003);This paper presents the recent implementation of pointing and vibration isolation techniques on hexapods at the Spacecraft Research and Design Center (SRDC) of Naval Postgraduate School (NPS). The center has two hexapod ...