Programmable numerical function generators: Architectures and synthesis system
Butler, Jon T.
MetadataShow full item record
This paper presents an architecture and a synthesis method for programmable numerical function generators of trigonometric functions, logarithm functions, square root, reciprocal, etc. Our architecture uses an LUT (Look-Up Table) cascade as the segment index encoder, compactly realizes various numerical functions, and is suitable for automatic synthesis. We have developed a synthesis system that converts MATLAB-like specification into HDL code. We propose and compare three architectures implemented as a FPGA (Field-Programmable Gate Array). Experimental results show the efficiency of our architecture and synthesis system.
FPL2005, Tampere, Aug.24-26, 2005, pp.118-123.This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. As such, it is in the public domain, and under the provisions of Title 17, United States Code, Section 105, may not be copyrighted.
Showing items related by title, author, creator and subject.
Sasao, Tsutomu; Nagayama, Shinobu; Butler, Jon T. (2007-06);This paper proposes an architecture and a synthesis method for high-speed computation of fixed-point numerical functions such as trigonometric, logarithmic, sigmoidal, square root, and combinations of these functions. Our ...
Welch, Savannah G. (Monterey, California. Naval Postgraduate School, 2011-09);The focus of this thesis is the examination of a method to supplement current combatant ship synthesis tools with combat system equipment and warfighting capability parameters. Current conceptual ship design tools lack an ...
Williams, Douglas (Monterey, California. Naval Postgraduate School, 2012-09);Current fiscal constraints are driving the reduction of system life cycle cost (LCC). A key objective of HSI is the reduction of operational cost and the improvement of operational performance. This thesis seeks to develop ...