Radiation tolerant, high speed, low power gallium arsenide logic
Wolfe, Kurt A.
Fouts, Douglas J.
MetadataShow full item record
Gallium Arsenide (GaAs) circuits are largely immune to slowly accumulated radiation doses and therefore do not need the shielding required by complementary metal oxide semiconductor (CMOS) devices. This attribute renders GaAs circuits particularly attractive for space craft and military applications. However, it has been shown that GaAs circuits with short gate length transistors are excessively susceptible to single event upsets (SEU) due to enhanced charge collection at the edges of the gate called 'edge effect'. This thesis studies the SEU problem in two parts. Extensive computer modeling and simulation of a charged particle passing through various transistors of a low power, two-phase dynamic MESFET logic (IDFL) test chip was conducted using HSPICE in the first part. In the second part, new GaAs logic topologies are developed, simulated, and layed out in integrated circuits which require less power than directly coupled MESFET logic (DCFL) and should be less susceptible to single event upsets than TDFL circuits.
Approved for public release; distribution is unlimited.
Showing items related by title, author, creator and subject.
Low-power high-speed dynamic logic families for complementary gallium arsenide (CGaAs) fabrication processes Shehata, Khaled Ali (Monterey, California. Naval Postgraduate School, 1996-09);The design and evaluation of several different low-power, high-speed, high-density complementary gallium arsenide (CGaAs) dynamic logic families that are compatible with existing CGaAs fabrication processes and design tools ...
Butler, Jon T.; Sasao, Tsutomu (2014-12);We demonstrate circuits that generate set and integer partitions on a set S of n objects at a rate of one per clock. Partitions are ways to group elements of a set together and have been extensively studied by researchers ...
Raisor, Ralph C. (Monterey, California. Naval Postgraduate School, 1991-06);In this research, analog active circuits are analyzed and designed using periodic sampling techniques. Switched capacitor networks are the basis of these techniques. A parasitic free switched capacitor network is combined ...