Planar Decision Diagrams for Multiple-Valued Functions
dc.contributor.author | Sasao, Tsutomu | |
dc.contributor.author | Butler, Jon T. | |
dc.date.accessioned | 2014-04-09T17:28:55Z | |
dc.date.available | 2014-04-09T17:28:55Z | |
dc.date.issued | 1996 | |
dc.identifier.citation | Multi. Val. Logic, 1996, Vol. 1, pp. 39-64 | |
dc.identifier.uri | http://hdl.handle.net/10945/40341 | |
dc.description.abstract | In VLSI, crossings of interconnect occupy space and cause delay. Therefore, there is significant benefit to planar circuits. We propose the use of planar multiple-valued decision diagrams for produce planar multiple-valued circuits. Specifically, we show conditions on 1) threshold funtions, 2) symmetric functions, and 3) monotone increasing functions that produce planar diagrams. Our results apply to binary functions, as well. For example, we show that two-valued monotone increasing threshold functions of up to five variables have planar ordered binary decision diagrams. | en_US |
dc.rights | This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States. | en_US |
dc.title | Planar Decision Diagrams for Multiple-Valued Functions | en_US |
dc.type | Article | en_US |
dc.contributor.department | Electrical and Computer Engineering | |
dc.subject.author | Ordered binary decision diagram (OBDD) | en_US |
dc.subject.author | ordered multiple-valued decision diagram (OMDD) | en_US |
dc.subject.author | computer-aided design | en_US |
dc.subject.author | threshold function | en_US |
dc.subject.author | symmetric function | en_US |
dc.subject.author | dual function | en_US |