Adaptation of a fault–tolerant FPGA–based launch sequencer as a CubeSat payload processor
Goff, Jordan K.
Loomis, Herchel H., Jr.
Newman, James H.
MetadataShow full item record
The purpose of this thesis is to design and test a fault–tolerant reduced instruction set computer processor running a subset of the multiprocessor without interlocked pipelined stages instruction set. This processor is implemented on a field programmable gate array (FPGA) and will be used as the foundation for a payload processor on a cube satellite developed at the Naval Postgraduate School. This thesis begins by considering the radiation effects present in the space environment and the various fault– tolerant designs used to guard against specific types of particle events. The internal triple modular redundancy method is selected and implemented at each pipeline stage of the processor. Next, a target FPGA is selected based on the performance requirements of the processor. The Virtex–5 (registered trademark of Xilinx, Inc.) is selected over the ProASIC3 (registered trademark of Microsemi, Inc.) due to its enhanced capabilities and potential to support expansion for future applications. The hardware design is presented as a hybrid Verilog and schematic based design. The system consists of the processor and a universal asynchronous receiver/transmitter that reads and writes data received from a generic serial interface. The device is simulated to ensure proper logic functionality. Conclusions and future work are discussed.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
RESEARCH, DEVELOPMENT AND TESTING OF A FAULT-TOLERANT FPGA-BASED SEQUENCER FOR CUBESAT LAUNCHING APPLICATIONS Parobek, Lucas S. (Monterey, California. Naval Postgraduate School, 2013-03);This thesis concerns various means of implementing fault tolerance in logic for use in a general payload processor design. The first specific application of this research is a sequencer developed for deploying CubeSats. ...
Dwiggins, David E. (Monterey, California. Naval Postgraduate School, 2008-09);In this thesis, the design of a fault tolerant microcontroller for the Configurable Fault Tolerant Processor is presented. The Configurable Fault Tolerant processor is a spaceborne Field Programmable Gate Array experiment ...
Ingalls, Robert Austin (1966-12);An investigation is made of the microprogramming approach to logical design of a digital machine. The digital processor designed performs general matrix manipulation and in particular is adapted to the requirements for ...