Show simple item record

dc.contributor.advisorHuffmire, Theodore
dc.contributor.authorPatterson, Isaac
dc.dateSep-14
dc.date.accessioned2014-12-05T20:10:43Z
dc.date.available2014-12-05T20:10:43Z
dc.date.issued2014-09
dc.identifier.urihttp://hdl.handle.net/10945/43974
dc.descriptionApproved for public release; distribution is unlimiteden_US
dc.description.abstractMajor processor manufacturers have embraced the high-level synthesis (HLS) design philosophy. HLS offers the potential to explore the design space of electronic circuits and systems more efficiently than traditional methods. In this thesis, we investigate the ap-plication of HLS to hardware-oriented security and trust by developing a model of a simple 16-bit Central Processing Unit in the SystemC modeling language. We enhanced our processor with a simple security mechanism that enforces a memory integrity policy. The integrity policy allows a region of the program labeled as trustworthy to modify any address in data memory, but another region of the program labeled as untrustworthy is restricted to only being able to modify a specific region of data memory. Our timing results show that adding the integrity policy enforcement mechanism has a negligible effect on overall system performance.en_US
dc.description.urihttp://archive.org/details/trustworthysyste1094543974
dc.publisherMonterey, California: Naval Postgraduate Schoolen_US
dc.rightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. As such, it is in the public domain, and under the provisions of Title 17, United States Code, Section 105, may not be copyrighted.en_US
dc.titleTrustworthy system development through high-level synthesisen_US
dc.typeThesisen_US
dc.contributor.secondreaderGondree, Mark
dc.contributor.departmentComputer Science
dc.subject.authorHigh-Level Syntheisen_US
dc.subject.authorSystemCen_US
dc.subject.authorTrustworthy System Developmenten_US
dc.subject.authorHardware-Oriented Security and Trusten_US
dc.subject.authorMa-licious Hardwareen_US
dc.subject.authorElectronic Design Automationen_US
dc.subject.authorElectronic System-Level Designen_US
dc.subject.authorMilitary Electronicsen_US
dc.subject.authorSup-ply Chain Securityen_US
dc.description.serviceLieutenant, United States Navyen_US
etd.thesisdegree.nameMaster of Science in Computer Scienceen_US
etd.thesisdegree.levelMastersen_US
etd.thesisdegree.disciplineComputer Scienceen_US
etd.thesisdegree.grantorNaval Postgraduate Schoolen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record