A pipelined implementation of notch filters using Genesil silicon compiler
Loomis, Herschel H., Jr.
Boger, Dan C.
MetadataShow full item record
To implement an IIR notch filter is theoretically feasible but not technically verified or validated. Two methods often used to speed up a computation are multiprocessing and pipelining. In designing a notch filter the pipelining technique is the natural choice to speed up its processing speed. To have a rapid prototype design we may employ the silicon compiler techniques and explore numerous design variations before sending for fabrication. This paper will report the alternative pipelined design of IIR notch filters. We will present the problem, explain the methodologies used in our investigation, analyze the results, and discuss the findings. We first summarize various fixed-point designs for the pipeline building component, the multiplier-adder pair. We then present the design considerations about the system integration. Various parameters are investigated in our research: pipelined stages, timing, silicon area. Additionally, the experiences and difficulties of using timing verifiers that are built in the silicon compiler will be discussed as well.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Sample fabrication and experimental design for studying interfacial creep at thin film/silicon interfaces Thornell, Mark E. (Monterey California. Naval Postgraduate School, 2004-03);This thesis developed the sample fabrication and experimental design for studying interfacial creep at thin film / Silicon interfaces. The specific interface of study was the crystalline interface created by Positive Vapor ...
Alves, Fabio; Grbovic, Dragoslav; Karunasir, Gamani (SPIE, 2018);We report on THz MEMS sensors suitable for large focal plane arrays and readout schemes compatible with real-time imaging. Terahertz absorption near 100 %, optimized to particular monochromatic quantum cascade laser (QCL) ...
Davidson, John Carl (Monterey, California. Naval Postgraduate School, 1989-03);Design for Testability (DFT) is receiving major emphasis in the very large scale integration design field due to increasing circuit complexity. The utility of the silicon compiler and its value to a system designer without ...