A pipelined implementation of notch filters using Genesil silicon compiler
Loomis, Herschel H., Jr.
Boger, Dan C.
MetadataShow full item record
To implement an IIR notch filter is theoretically feasible but not technically verified or validated. Two methods often used to speed up a computation are multiprocessing and pipelining. In designing a notch filter the pipelining technique is the natural choice to speed up its processing speed. To have a rapid prototype design we may employ the silicon compiler techniques and explore numerous design variations before sending for fabrication. This paper will report the alternative pipelined design of IIR notch filters. We will present the problem, explain the methodologies used in our investigation, analyze the results, and discuss the findings. We first summarize various fixed-point designs for the pipeline building component, the multiplier-adder pair. We then present the design considerations about the system integration. Various parameters are investigated in our research: pipelined stages, timing, silicon area. Additionally, the experiences and difficulties of using timing verifiers that are built in the silicon compiler will be discussed as well.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Froede, Alexander O. III. (1985-06);The architecture and structures used by the MacPitts silicon compiler to design integrated circuits are described, and the capabilities and limitations of the compiler are discussed. The performance of several combinational ...
Jangsri, Venus (Monterey, California. Naval Postgraduate School, 1988-12);A pipeline technique by Loomis and Sinha has been applied to the design of recursive digital filters. Recursive digital filters operating at hitherto impossibly high rates can be designed by this technique. An alternate ...
Implementation of residue code as a design for testability strategy using GENESIL Silicon Compiler Lawson, John Ernest (Monterey, California: Naval Postgraduate School, 1990-12);This thesis describes the need for including design for testability in a VLSI chip design and provides information on implementing a DFT strategy using the GENESIL Silicon compiler. Two structured techniques of design for ...