Operational characteristics of an SCR-based pulse generating circuit
Chang, Wing Chien Christopher
MetadataShow full item record
A commercial off-the-shelf silicon controlled rectifier (SCR) was connected in series with a parallel RC load under DC bias to produce self-terminating voltage pulses. The physics underlying the switching mechanism of the SCR in such a circuit was investigated and the values of load resistance and capacitance varied to ascertain their role on the pulse-generating capability of the circuit. When pulsing was successfully achieved, a reverse recovery current was always present to return the SCR from its on state to its off state. In addition, the regenerative process responsible for turning the SCR is through the avalanche multiplication of charge carriers within the device. This appeared to be independent of the mode of triggering, either by increasing the DC bias or using a current at the gate. Significantly, pulsing was discovered to be sustainable for a specific range of RC values that depends on the SCR’s intrinsic turn-off time. Specifically, it was found that without making modifications to the SCR itself, the minimum dead time achievable between pulses was essentially the turn-off time of the SCR. The findings of the research will help to design optimum SCR-based circuits for pulse mode detection of light and ionizing radiation without external amplification circuitry.
Approved for public release; distribution is unlimited
Showing items related by title, author, creator and subject.
Low-power high-speed dynamic logic families for complementary gallium arsenide (CGaAs) fabrication processes Shehata, Khaled Ali (Monterey, California. Naval Postgraduate School, 1996-09);The design and evaluation of several different low-power, high-speed, high-density complementary gallium arsenide (CGaAs) dynamic logic families that are compatible with existing CGaAs fabrication processes and design tools ...
Sasao, T.; Butler, Jon T. (2012-05);We demonstrate a circuit that generates a permutation in response to an index. Since there are n! n-element permutations, the index ranges from 0 to n! Ã Â¢ 1. Such a circuit is needed in the hardware implementation of ...
Measured noise performance of a post-detection limiter circuit in the receiver of a binary data transmission system Luk, William John (1986-03);Binary phase shift keying is a common modulation method for transmitting binary data because of its superior noise performance. A proposed alternative to the common BPSK receiver is use of three parallel post-detection ...