Optimization of a cyclostationary signal processing algorithm using multiple field programmable gate arrays on the SRC-6 reconfigurable computer
Simon, Wesley A.
Fouts, Douglas J.
Pace, Phillip E.
MetadataShow full item record
This thesis implements a cyclostationary estimation technique called the timesmoothing FFT accumulation method on a reconfigurable computer to generate a frequency vs. cycle frequency approximation of the input signal. This signal processing method can be used to identify signal modulation type and extract the parameters of low probability of intercept signals in electronic intelligence discrimination receivers. This implementation builds on previous work at the Naval Postgraduate School and focuses on reducing the overall runtime to approach real-time processing. The focus of the implementation is to utilize dual field programmable gate arrays (FPGAs) within a single multi-adaptive processor (MAP). Hardware decisions are made by analyzing the relationships between frequency resolution, Grenander's Uncertainly Condition and desired cycle frequency resolution. Implemented on the SRC-6 reconfigurable computer utilizing Xilinx Virtex 2 FPGAs, this work uses the cyclostationary algorithm and takes advantage of the techniques for which the SRC-6 is optimized, such as pipelining, array processing and memory access techniques.
Showing items related by title, author, creator and subject.
Lima, Antonio F. (Monterey California. Naval Postgraduate School, 2002-09);LPI radar is a class of radar systems possessing certain performance characteristics that make them nearly undetectable by today's digital intercept receivers. This presents a significant tactical problem in the battle ...
Implementation of a cyclostationary spectral analysis algorithm on an SRC reconfigurable computer for real-time signal processing Upperman, Gary J. (Monterey California. Naval Postgraduate School, 2008-03);This thesis describes a near-real-time method of detecting low probability of intercept (LPI) emissions. A cyclostationary spectral analysis algorithm developed by the Center for Joint Services Electronic Warfare at the ...
Bernstein, Raymond F. (Monterey, California. Naval Postgraduate School, 1995-12);This work describes a scaleable, high performance, pipelined, vector processor architecture. Special emphasis is placed on performing fast Fourier transforms with mixed-radix butterfly operations. The initial motivation ...