FPGA implementation of robust symmetrical number system in high-speed folding analog-to-digital converters
Lim, Han Wei
Pace, Phillip E.
Jenn, David C.
MetadataShow full item record
Analog-To-Digital Converters (ADCs) are integral building blocks of most sensor and communication systems today. As the need for ADCs with faster conversion speeds and lower power dissipation increases, there is a growing motivation to reduce the number of power-consuming components by employing folding circuits to fold the input analog signal symmetrically prior to quantization by high-speed comparators. These properties of low-power consumption, compactness, high-resolution and fast conversion speeds make folding ADCs an attractive concept to be used for defense applications, such as unmanned systems, direction-finding antenna architectures and system-on-a-chip applications. In this thesis, a prototype of an optical folding ADC was implemented using the Robust Symmetrical Number System (RSNS). The architecture employs a three-modulus (Moduli 7, 8, 9) scheme to preprocess the antenna signal. This thesis focuses on the simulation and hardware implementation of this ADC architecture, including the bank of comparators and the RSNS-to-Binary Conversion within a Field Programmable Gate Array (FPGA), to achieve an eight-bit dynamic range of 133. This is then integrated with the front-end photonics implementation (designed under a separate thesis). Low frequency analyses of the results using a 1-kHz input signal indicate a 5.39 Effective Number of Bits (ENOB), a Signal-to-Noise Ratio plus Distortion (SINAD) of 34.21 dB, and a Total Harmonic Distortion (THD) of -61.68 dB.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
On the size of PLA's required to realize binary and multiple-valued functions Bender, Edward A.; Butler, Jon T. (1989-01);While the use of programmable logic arrays in modern logic design is common, little is known about what PLA size provides reasonable coverage in typical applications. We address this question by showing upper and ...
Manpower staffing, emergency department access and consequences on patient outcomes Tan Soon; Meng Alvin (Monterey, California. Naval Postgraduate School, 2007-06);Pressure on emergency medical services (EMS) is rising. The growth in EMS utilization has coincided with a decline in the number of emergency departments (ED). Between 1994 and 2004, the annual number of ED visits in the ...
An analysis of the concurrent certification program at Fleet Readiness Center Southwest Gulick, Stephen K.; Stahl, Scott D.; Larsen, Jayson C. (Monterey, California. Naval Postgraduate School, 2009-12);The purpose of this MBA Project was to answer the question of whether or not the Concurrent Certification (ConCert) program is working successfully on the E-2/C-2 aircraft production line. This study also determines if ...