Control and Prognosis of Power Electronic Devices Using Light
| dc.contributor.author | Corzine, Keith | |
| dc.contributor.author | Weatherford, Todd | |
| dc.contributor.author | Porter, Matthew | |
| dc.date.accessioned | 2023-05-16T20:37:50Z | |
| dc.date.available | 2023-05-16T20:37:50Z | |
| dc.date.issued | 2023-04-04 | |
| dc.identifier.uri | https://hdl.handle.net/10945/72085 | |
| dc.description.abstract | An optically-monitored and/or optically-controlled electronic device is described. The device includes at least one of a semiconductor transistor or a semiconductor diode. An optical detector is configured to detect light emitted by the at least one of the semiconductor transistor or the semiconductor diode during operation. A signal processor is configured to communicate with the optical detector to receive information regarding the light detected. The signal processor is further configured to provide information concerning at least one of an electrical current flowing in, a temperature of, or a condition of the at least one of the semiconductor transistor or the semiconductor diode during operation. | en_US |
| dc.description.uri | US 11,621,774 B2 | |
| dc.language.iso | en_US | en_US |
| dc.publisher | The United States of America, as represented by the Secretary of the Navy, Washington, DC (US) | en_US |
| dc.rights | This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States. | |
| dc.title | Control and Prognosis of Power Electronic Devices Using Light | en_US |
| dc.type | Patent | en_US |
Files in this item
This item appears in the following Collection(s)
Related items
Showing items related by title, author, creator and subject.
-
SEU design consideration for MESFETs on LT GaAs
(IEEE, 1997-12-01);Computer simulation results are reported on transistor design and single-event charge collection modeling of metal-semiconductor field effect transistors (MESFETs) fabricated in the Vitesse H-GaAsIII{reg_sign} process on ... -
PMOS negative bias temperature instability in an ionizing radiation environment
(Monterey, California: Naval Postgraduate School, 2013-12);As a consequence of the semiconductor industry chasing Moore’s Law, device scaling and changes to the transistor material system have introduced significant emerging reliability concerns that have the potential for drastically ... -
Total dose radiation effects on hardened SOI bipolar transistors using the NPS Linac
(Monterey, California. Naval Postgraduate School, 1995-03);Silicon-on-insulator bipolar transistors fabricated using the Harris UHF-1 process, were irradiated at room temperature with 30 and 60 MeV electron beams. Some of the transistors on each die were configured and biased as ...
