High Resolution Encoding Circuit and Process for Analog to Digital Conversion
Pace, Phillip E.
MetadataShow full item record
An analog-to-digital converter in which an analog input signal is folded by a plurality of folding circuits whose moduli, and hence half folding periods, are mutually prime with respect to one another. Each folding circuit has an associated comparator ladder having one less comparator than the modulus of the folding circuit. The collective output of the ladders, i,e, the states of the comparators in the ladders, uniquely corresponds to input signal magnitude over a dynamic range equal to the product of the folding circuits' moduli, permitting a greater dynamic range for the converter for the number of comparators used.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Carr, Richard D. (Monterey, California. Naval Postgraduate School, 1994-12);Significant research in high performance analog-to-digital converters (ADCs) has been directed at retaining part of the high-speed flash ADC architecture, while reducing the total number of comparators in the circuit. The ...
Hart, Troy L. (Monterey, California. Naval Postgraduate School, 1996-06);This thesis provides a complete numerical analysis of a complementary metal oxide semiconductor (CMOS) analog folding circuit architecture, which is comprised of a number of parallel folding stages connected to an output ...
Esparza, Jorge A. (Monterey, California. Naval Postgraduate School, 1993-12);This thesis investigates the feasibility of implementing an analog- to-digital converter (ADC) based on a new symmetrical number system (SNS). This preprocessing architecture decomposes the analog amplitude analyzing ...